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The JPL Low-Cost Solar Array Project is sponsored by the
U.S. Department of Energy and forms pert of the Solar Photo- 	 9
voltaic Conversion Program to initiate a major effort toward
the development: of low-cost solar arrays. This work was per-
formed for the Jet Propulsion laboratory, CaliTornia Insti-
tute of Technology by agreement between NASA and DOE.
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This report was prepared as an account of work sponsored
by the United States Government. Neither the United
States nor the United States Department of Energy, nor
any of their employees, nor any of their contractors, sub-
contractors, 
or 
their employees, makes any warranty, ex-
press or implied, or assumes any legal liability or re-
sponsibility for the accuracy, completeness or usefulness
of any informatio p , apparatus, product or process dis-
closed, or repres,­Yits that its use would not infringe
privately owned rights.
PREFACE
The information presented in this final report on
thf,,, Development of Low-Cost Polysilicon Solar Cells repre-
sents the work performed from January 1979 through June
1980 by Sensor 'Technology, Inc. in Chatsworth, California
and Photowatt International, Inc., in Tempe, Arizona.
	 This
program was directed by Sang S. Rhee and Gregory T. Jones.
Principal investigator was Gregory T. Jones. Contributors
included Kimberly L. Allison, Sang S. Rhee, Sanjeev Chitre
and Priscilla Marlowe.
The JPL TechniLal Program Manager was Dale Burger.	
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ABSTRACT
Development of low-post, large area polysilicon solar
cells was conducted in this program. Three types of poly-
silicon material were Investigated. Included in the study
was the Wacker cast polysilicon, Crystal Systems HEM mate-
rial, tend Exotic Materials FAST-CZ polysilicon.
The influence of crystal grains on solar cell efficiency
was studied.	 A theoretical and experimental comparison be-
tween single crystal silicon and polysilicon solar cell effi-
ciency was performed.	 Significant electrical performance dif-
ferences were observed between types of wafer material, i.e.
fine grain and coarse grain polysilicon and single crystal
silicon,	 Efficiency degradation due to grain boundaries in
fine grain and coarse grain polysilicon was shown to be small.
The feasibility of applying an anisotropic sodium hydrox-
ide etching process to polysilicon wafers was investigated.
The texture etching rate, time and Solution concentration were
evaluated.
Several optional low-cost solar cell processes were in-
vestigated.	 They included POC1 3 gettering, spray-on n +
 
poly -
mer dopants, and printed aluminum.	 It was demonstrated that
10% efficient polysilicon solar cells can be produced with
spray-on n * dopants.	 This result fulfills an important goal
of this project, which is the production of batch quantity of
10% efficient polysilicon solar cells.,
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1 .0 INTRODUCTION
The production of low-cost, large area, high effi-
ciency polysilicon solar cells is the overall goal of this
program, The major tasks which comprise this project in-
k
	
clude: (1) development of a low-cost polysilicon solar
cell process sequence which achieves ten percent (10%)
a
	
efficient large area polysilicon solar cells in match
quantities, (2) development of a front surface grid pat-
tern optimized with respect to crystal grain size, (3)
investigation of a polysilicon wafer surface macrostruc-
ture or texturizing process suitable for large-sca,^ pro-
duction, (4) study of junction formation techniques, (5)
investigation of antireflective coatings (AR coatings)
and, (G) exploration of other processes, as necessary, to
e
	
obtain high efficiency or low-cost polysilicon solar cells.
All the tasks were performed on a production scale as
opposed to a laboratory scale,	 Production equipment was
utilized throughout the investigations. 	 The data was exam-
ined primarily to determine general trends and process
characteristics which are applicable for near-term imple-
mentation in large-scale production.
w
It was concluded -from a detailed SAMICS process cost
analysis that the solar cell poocess costs are in-line with
the 1986 JPL/LSA cost goals.	 The total 1986 solar cell selling
price was 33 cents per peak watt in 1975 cents which included
13.2 cents per peak watt for the polysilicon wafer mAterial
and 19,8 cents per peak watt manufacturing cost 'for the solar
cell.	 Additional work to significantly reduce metallization
costs and AR coating costs were recommended.
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2.0 AOLYSILICON MATERIAL DESCRIPTION
Three types of large-area polysilicon material were in-
vestigated in this progrr... 1,1, 	The Wacker Chemical Corporation
from Santa Clara, Califorol. ,  supplied 3.94 inch (10 cm) square
by 18 mil (0,457 mm) thick polysilicon wafers grown by their
9
SILSO process; Crystal Systems, Inc. from Salem, Massachusetts
T
	
	
supplied 3.94 inch (10 cm) square by 20 mil (0.508 mm) thick
polysilicon wafers grown viatheir Meat Exchanger Method;
Ok
	
	 Exotic Materials, Inc. from Costa Mesa, California supplied
4.0 inch (10.16 cm) round by 25 mil ' (0.635 mm) thick poly-
silicon wafers grown via their fast pull Czochralski (FAST)
process.
A study was conducted to determine the average crystal
grain size in the Wacker, Crystal Systems and Exotic Mate-
rials wafers.	 A discussion of the measurement technique and
p
results for the three polysilicon materials follows.
2.1 Wacker Material
Two "hypes of Wacker polysilicon wafers were studied.
The first type is characterized by a "coarse" grain struc-
ture with varying crystal grain sizes. A picture of a typ-
ical Wacker coarse grain polysilicon wafer with a metalliza-
tion pattern is shown in Figure 2.1.	 The second type of
Wacker polysilicon material is characterized by a "fine"	 a
grain structure with varying crystal grain sizes.
i
Figure 2.1.	 Picture of Wacker Coarse Grain Polysilicon
Material with Metallization Pattern.
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The	 average	 crystal	 grain
	
size,	 d g ,	 in	 a	 s,,ample
	
lot
	
of
Wackev polysilicon wafers was computed on
	
the basis
	 of a
statistical
	 analysis	 of crystal
	
grain
	
size measurements.
A total	 of 200
	
individual	 grains
	
were measured from a	 ran-
dom sampling of grains
	
from four polysilicon wafers.	 A com-
plete measurement consisted of visually measuring both the
longest and	 shortest
	 grain	 dimensions.	 After the	 completion
of two	 hundred	 such measurements,	 the	 average crystal	 grain
size,	 d g ,	 was	 computed	 from the	 statistically	 averaged	 values
of	 the	 longest,	 d l ,	 and	 shortest,	 d s ,	 grain	 dimensions.
The stati st icall y averaged	 value of the	 longest and
" shortest coarse grain dimensions
	 for the Wacker material
P
are:
dl	 0.212	 inchesi
d s	 =	 0.105	 inches
d g	 =	 X^	 (d l	 +	 d s )	 =	 0.16	 inches
i
The average crystal
	 grain	 size for the coarse grain material
was
	 found	 to	 he	 0.16	 inches,	 Elongated	 crystal	 grains	 ex-
tending	 o	 one-half inch from the e d ge of the wafer are ag	 g
characteristic	 feature	 of	 this	 polysilicon material.	 The
crystal	 grains	 are fibrously oriented	 and	 extend	 from the
front	 to	 the	 back	 surface of the	 polysilicon wafer.
Four Wacker "fine grain"	 wafers	 were selected and grain
sizes	 measured.
	 The	 statistically
	
averaged
	
value
	
of	 the	 long-
est	 and	 shortest	 fine	 grain	 dimension	 are.
I
	
d l
	0.071 inches
d  = 0.040 inches
dg = 0.055 inches
Thy averaged crystal grain size for the fine grain material
in this study was found to be 0,055 inches. The crystal
grains are randomly oriented out to the edges of the poly-
silicon wafers.
2.2 Crystal Systems Material
Two types of Crystal Systems material were examined.
The first type is 100% single crystal silicon (non-polysili-
con) as a part of the same ingot as the polysilicon second
type.
	 The second type is 44% single crystal silicon and
56% polysilicon. These wafers are characterized by a single
f	 crystal circular region, surrounded by predominantly large
crystal grains.
	 Small crystal grains lie at the boundary
K	 between the single crystal region and the large9	 y	 g grain poly-
silicon region.
	 Pictures of the solar cells made from the
two types of Crystal Systems material are shown in Figures
2.2 and 2.3.
I	
Fifty individual grains were measured from a random
sampling of grains from a typical Crystal Systems polysili-
con wafer, The statistically averaged value of the longest
and shortest grain dimensions are listed below.
d l = 0.095 inches
	
d s	0.057 inches
d g = 0.076 inches
6
Figure 2.2	 Picture of Crystal System HEM Material
with 100n Single Crystallinity with
Metallization Pattern.
Figure 2.3 Picture of
44% Single
Pattern
Crystal Systems HEM Material with
Crystallinity and with Metallization
8
The average small crystal grain size for the Crystal Sys-
tems wafer examined in this study was 0.076 inches. Approx-
imately five percent of the active area occupied was deter-
mined to have small c rystal grains.
2.3 Exotic Materials material
The Exotic Materials polysilicon is similar in general
appearance to the Wacker material and also has a coarse grain
structure with varying crystal grain size, as shown in Figure
2.4. The statistically averaged value of the longest and
shortest grain dimensions are:
dl = 0.210 inches
d s
 = 0.108 inches
d g
	0.16 inches
The average crystal grain size for the exotic Materials
wafer examined in this study was 0.16 inches. This value is
identical to the average crystal grain size obtained for the
coarse grain Wacker material
9
Figure 2.4.	 Picture of Exotic Materials Coarse Grain Poly-
silicon Material with Metallization Pattern.
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3.0 INI TIAL PRO^ TUBS
Process studies were initiated to identify directions
which lead to low-cost, high efficiency polysilicon solar
cells.	 Initial experiments proceeded by utilizing Wacker
polysilicon material in Photowatt's standard three-inch
diameter single crystal solar cell process sequence which
is outlined in Figure 3.1. 	 Ten centimeter square wafers
were processed, The wafers were texturized with a two- stage
-process," ) diffused in POC1 3 , aluminum evaporated, nickel
plated, solder dipped and A4 coated with SiO. 	 The solar
cells were cut by laser into J " x 2.9 1' cells.
Representative electrical performance data from this
first polysilicon solar cell (Batch P-100) are as follows;
ISC(A) ; 1.48
V OC (V) s 0,535
I pp (A)	 1.11
V p p(V) s 0.385
IM	 7,61
FF	 0.540
f
i *An unacceptable number of wafers was broken. Texturiied
polysilicon wafers were observed to have poor mechanical
strength at a thickness of about 11 to 12 mils.	 Special
care in wafer handling and processing during solar cell
fabrication was found to be essential,
li
cn
12
The primary motiv4tion for performing the preliminary
tests was to investigate the applicability of current stan-
dard Single crystal silicon solar cell process methods to
polysilicon material. Current production of single crystal
solar cells with AR coatings have efficiencies in the range
of ll% to 14%.	 The significantly lower overall electrical
performance data presented above indicates a need to explore
polysilicon material characteristics, and solar cell process
methods for achieving improvements in the electrical perform-
ance of polysilicon solar cells.
13
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4.0 INFLUENCE OF CRYSTAL GRAINS ON SOLAR CELL EFFICIENCY
The influence of the structural properties of poly-
silicon material on solar cell efficiency can be approximated
with the use of the diffusion length model . (2) The diffusion
length model for polysilicon was utilized to obtain a theo-
retical comparison between single crystal and polysilicon
solar cell efficiencies. The major reason for performing
this comparison was to determine whether the lower efficien-
cies obtained for polysilicon solar cells, relative to single
crystal solar cells, were due primarily to grain boundary
effects, other material effects, or to processing inadequacies.
A discussion of the results achieved from the theoretical and
experimental comparison between polysilicon and single crystal
silicon solar cell efficiencies is given below.
4.1 Theoretical Comparison Between Polysilicon and Single
Cr.vstal Silicon Solar Cell Efficiencv
The diffusion length model for polysilicon material (2)
contends that the influence of a crystal grain boundary ex-
tends one diffusion length, L d .	 Assuming fibrously oriented
crystal grains with square cross-section, the effective size
of each crystal grain is reduced by 2 L d .	 Consequently, an
approximate expression for the ratio of the efficiencies of
polysilicon solar cells,	 o p , with the efficiencies of single
crystal solar cells, 'I s$ of the same geometrical area is as
follows:
14
f__
fit P	
2L	 2
E 	 4.1)
s
where d g
 is the average geometrical grain size of a poly-
silicon solar cell.
This simple theoretical expression indicates that for
fine crystal grain sizes, the efficiency of polysilicon solar
cells shall be appreciably lower than the efficiency of single
crystal solar cells.
	 For example, for a typical diffusion
length equal to 50 microns and an average crystal grain size
of 1000 microns (0.039 inches), the efficiency ratio is
approximately 0.810. Theoretically, the efficiency of coarse
grain polysilicon solar cells is expected to be close to the
efficiency of single crystal solar cells according to Equa-
tion (4.1.),	 That is, for a typical diffusion length equal
to 50 microns and an average crystal grain size of 4064 microns
(0.16 inches), the efficiency ratio Is approximately 0.951,
4.2 Experimental Comparison Betwe
Crystal Silicon S76Tar_Ge_'1"F_R
An experimental comparison between polysilicon and sin-
gle crystal silicon solar cell efficiency was made to check
the validity of the theoretical efficiency ratio from the
diffusion length model -for polysilicon material.
	 Four inch
square Wacker polysilicon wafers and three inch diameter
single crystal wafers were utilized in the study. The aver-
age diffusion length -for both types of wafers was 50 microns.
The average crystal grain size for the Wacker material was
4064 microns (0,16 inches).
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The baseline fabrication sequence given in Figure
3.1 was used to process the isotropic surface etched poly-
silicon Batch P-311 and single crystal Batch S-311.	 Follow-
d
ing the nickel plating seep, the single crystal wafers were
cut by laserscribe into 1.90 1" x 1,90" squares and the 4 1" x
4" square Wacker polysilicon wafers were cut into four 1.901"
x 1.90" squares to facilitate comparison of their electrical
performances and comparison of their efficiency ratios.
The electrical performance curves for the polysilicon
and the single crystal silicon solar cells are shown in Fig-
ure 4.1. T he electrical performance parameters are given  in
Table 4.1.
The experimental efficiency ratio was determined to be
0.738. This experimental efficiency ratio was found not to
be in agreement with the theoretical efficiency ratio of
0.951 obtained earlier.	 These results may bring into ques-
tion the validity of the diffusion length model for poly-
silicon material, however, other efficiency loss mechanisms
may also be operative.
Recent work 
(3) 
indicates that if the diffusion length
model is modified such that, as the generation point of a
minority carrier becomes increasingly distant from the grain
boundary, the probability 0" its absorption at the grain
boundary decreases and becomes negligible at a distance
equal to the bulk diffusion lenth. At this point predicted
5
d
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Figure 4.1.
	
	
Electrical Performance Curves for Isotropic Sur-
face Etched Wacker Polysilicon and Single Crystal
Silicon Solar Cells.
1
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Table 4.1.
	
Electrical Performance Data for Isotropic Surface
Etched Wacker Polysilicon and Single Cr stal
Silicon Solar Cells (25 cells per batch).
BATCH I sc (a)
^_._,
Voc (v) I op (a) `V pp (v) (	 ) FF (	 ) ^(%)
P-311
	 Polysilicon
	
Solar
	
Cells,sotropic	 Surface	 Etched,	 Standard	 Pro-
cess,	 Active	 Area	 23,9
	
cm	 .
High 0.630 0.525 0.570 0.405 9.41 0.698 +34.1% +45.9%
Low 0.491 0.510 0.350 0.375 5.35 0.525 -23.7% -12.80
Wt.Ave. 0,555 0.515 0,425 0,405 7.02 0,602
S-311	 Single	 Crystal	 Sili^on,lsotropic
	
Surface
	
Etched,	 Standard	 Process,
Active	 Area	 23.9	 cm	 .
High 0,665 0.560 0,590 0,440 10.58 0.700 +11.30% +0.0%
Low 01595 0,550 0.500 0.420 8.56 0.642 -10,00% -8.29%
Wt.Ave, 0,600 0.555 0,530 0.440 9.51 0.700
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and measured generation currents are in close agreement.
Gridline pattern design is another potential cause of sub-
optimum polycrystal cell performance, and is discussed in
the next section.
5.0 GRIDLINE PATTERN DESIGN CONSIDERATIONS
A study was conducted to identify the necessary criteria
which must be satisfied to optimize the gridline pattern de-
sign for polysilicon solar cells.	 It was shown in Section
4.0 that polysilicon material exhibits lower energy conversion
efficiences than single crystal solar cells, and that a con-
tributing factor to this result may be due to crystal grain
boundary effects.
The amount of power dissipated at each crystal grain
boundary is not known. However, if the spacing between suc-
cessive gridlines is less than the average crystal grain size,
one should be able to avoid most of the power losses due to
insufficient gridline coverage..	 This constraint can be ex-
plained qualitatively by noting that each crystal grain will
have a high probability of being contacted if the gridline
spacing is less than the average crystal grain size,	 If this
condition is not met, a large number of grains may not be con-
tacted by gridlines, which implies that a portion of the power
generated at these grains will be lost at the grain bound-
aries due to minority carrier recombiYation.
A generalized first order equation for computing the
fractional power loss due to insufficient gridline coverage
of .polysilicon crystal grains is derived below.	 It is used
to perform a gridline spacing sensitivity analysis.	 Data was
taken to check the theory and is given along with a discussion
of the results.
20
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5.1	 Generalise Equation for Computing Fractional Power Loss
The derivation of a first order generalized equation for
computing the fractional power loss due to insufficient grid-
line coverage of polysilicon crystal grains resides in four
assumptions which are listed below:
1. All crystal grains within a given grain size
distribution are randomly distributed through-
out the polysilicon wafer,
2. All crystal grains are square.
3. All crystal grains are aligned so that one side
of each grain is parallel to a gridline.
4. All crystal grains not contacted by a gridline
have zero power output.
Consider a succession of parallel gridlines in a poly-
silicon sample, each with a width, t o , and a spacing, s, be-
tween center lines. Attention will now be focused on a set
of two parallel gridlines and a one dimensional coordinate
system used for reference to indicate the random location,
x, of the i th crystal grain of size g i , as shown in Figure
5.1.	 On the basis of assumption (1) above, the midpoint of
a crystal grain of size g i is equally likely to be located
at any point between x = o and x = s in Figure 5.1.	 The
probability that the i th crystal grain will contact a grid-
line can now be determined.
There are three regions in Figure 5.1 in which the mid-
point of the i th crystal grain can be located.
	 If the mid-
point of the i th crystal grain is located anywhere along the
x-axis in Region I or III, the i th crystal grain will touch
21
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X = 0
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I
x = S
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Figure 5.1.	 A Depiction of the Three Regions between Two th
Parallel Gridlines where the Midpoint of the i
Crystal Grain may be Located within a Distance
of x = 0 to x = S.
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ia gridline.	 If the midpoint of the i th crystal grain is at
any location along the x-axis 'in Region II, the i th crystal
k	
grain will not touch a gridline. Thus, the three regions
locating the midpoint of the i th crystal grain are repre-
sented as follows:
Region I
	
0 :^ X:5 (g i + to)/2
Region II	 (g i + t o )/2< x< s - (g i + to)/2
Region III	 s - (g i + t o )/2 E x 15 s
From the above discussion, it is clear that the frac-
tional length of s for which the ith crystal grain may con-
tact a gridline is ,just the summation of the x distances in
Regions I and III divided by, s, which is (g i + t o )/s.	 This
fractional length represents the probability that the ith
square crystal grain of size g i will hit a gridline within a
distance s between the center lines of two parallel grid-
lines.
The probability, p, that the i th square crystal grain
of size g i
 will not hit a gridline is given by;
P	 l - ( g i + to)/s.	 Eq. (5.1)
It follows that for an arbitrary crystal grain of size
g i , where g i + to ? s, this grain will touch a gridline with
100% probability.
	
On the other hand, for an arbitrary crystal
grain of size g i , where g i + t o < s, there , a probability
that this grain will not hit a gridline.
k
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'i'he probability of the i th crystal grain not hitting
a gridline implies the existence of a power loss on the
basis of assumption (4) 0
 which assumes zero power output
from a crystal grain not contacted by a gridline. Since the
power output of a given crystal grain of area g i g is directly
proportional to its area, the fractional power loss, q, in a
distribution of grain sizes due to crystal grains of size gi<
s	 t o
 not hitting gridlines is given by
9i + t o	 gig 
n q	 =	 l -	
s	 A	
Eq. (5.2)
where:
g i g	area of i th crystal grain
gi + to	 = probability of i th crystal grain
l - s	 not hitting a gridline
n i = number of grains with area g i g
 in a given grain
size distribution
A = the total area encompassed by all grains in a
given grain size distribution
This assumes negligible grain boundary effects.	 If
there are a total of "'K" different grain sizes in a particu-
lar crystal grain size distribution, for which gi < s - to,
and i = l to K, the fractional power loss, Q, in this crys-
tal grain size distribution, due to all grains of size gi
(i = 1 to K) is given by:
l	 K	
9i + to)
s -- g i "' n 
Eq. (5.3)
f'
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This result may br used to compute the fractional power
loss in a polysilicon solar coil due to insufficient gridline
coverage of those crystal grains for which q i < s - t o . If the
fractional power loss, Q, is significant, this is an indica-
tion that the gridline spacing, s, is not optimized.
5.2
	 Grid line Dacin^ . ensi tivit y Anal Ysis
5.2,1 Crystal Grain SizeDistribution
The crystal grain size distribution in agiven poly
silicon material must be determined prior to calculating the
fractional power loss for a given grid pattern design.
	 In
this study, four sample Wacker polysilicon wafers were chosen.
Two hundred crystal grains were measured (g i ), grouped (ith
group ) and counted (n i ).	 The total area, A, of the sample
was determined. The average crystal grain size was computed.
These data are given in Table 5.1. 	 The average crystal grain
size for the Wacker polysilicon material was found to be 0.16
inches. It was assumed for convenience that the crystal grain
size distribution obtained from these measurements is charac-
teri: , tic of the Wacker coarse grain polysilicon material.
5.2.2 Gridline Spacing for Minima l Fractional Power Loss
The gridline spacing, s, and width, t o , for the solar
cells made from the Wacker coarse grain polysilicon material
are 0.125 inches and 0.010 inches, respectively, as shown in
Figure 5.2. The only crystal grain sizes which have a prob-
C	 ability of not hitting a gridline in this case are for those
E
	 grains where g i < s - t o or g i < 0.115 inches. Within the two
25
Table 5. 1,
	 Data for i)(A termininq Crystal Grain Size Distribution
in Wacker Pol ys i 1 icot, Wafer Material.
Group
1 to
Grain Si ze
91	 (inches)
Number
r1i 1312
Area
ni
	(in 2 )
Total Grain Size
gi ni	 (inches)
1
.07 1
.0049
.07
2 .08 8
.0512
.64
3 09 6
.0486
.54
4
^'
.1.0 10
.1000 1.00
.11 11 •	 i	 3.0, 1.21
6 .12 14
..;010 1.68
7 .13 16
.2704 2.08
8 .14 16 r 1136 2.24
9
. 15 ^31
.6975 4.65
10
.16 7
.1792 1.12
11
.17 12
.3468 2.04
12
.18 1.1
.3564 1.98
13
.19 5 .1805
.95
14 .20 a
.320 1.60
15
.21 17
.7497 3.57
16
.22 3
.1452
.66
17
.23 3
.1587
.69
18
.24 3
..028
.72
1 9
.25 10
.6250 2.50
20 .26 3
.2028
.78
21
.27 4
.2916 1.08
22
.28 1.
.0784
.28
TOTAL NUMBER 200 32.08
Sample Area 5.53
Average Grain Size
	 0.16
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a
hundred random crystal grain size measurements, there was a
total of 36 crystal grains which fell into this category.
These 36 crystal grains were divided into five groups (i.e.
K	 5) ranging in size from 0,07 inches to 0.11 inches. 	 The
contribution of each group to the fractional power loss, Q,
(in the 200 crystal grains) is tabulated in Table 5,2.
The fractional power loss, Q, was found to be 0.77%.
For this case, the power loss associated with insufficient
gridline coverage of polysilicon crystal grains is minimal.
This result shows that a 0.125 inch gridline spacing is close
to the fully covered value for the Wacker polysilicon coarse
grain material,
5.2.3 Grid line Spacing for Significant Fractional power Loss
The fractional power loss, Q, may be a significant factor
to consider for ridlne spacing optimization. 	 For example,
consider a gridline pattern with spacing, s ` and width, t o equal
to 0.250 inches and 0.035 inches, respectively, for the Wacker
coarse grain polysilicon material. The model shows that grain
sizes which provide non-zero contributions to the fractional power
Loss,	 Q,	 are	 those	 for	 which gi< s -	 t o or g i < 0,215	 inches.
The	 fractional	 power loss	 for this case is	 17.8 percent.
	
This
result indicates  that for ',: wide gridline spacing, a signifi-
cant power loss may occur due to insufficient gridline coverage
of the crystal grains.
	
This loss would be over and above any
sheet resistance losses due to wider grid spacing, 1 2R
losses in the grid and also neglects shadow loss effects.
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Table 5.2.	 Summary of the Cdntributions of all Crystal
Grains to the Fractional Power Loss Q for
g i < S - t o = 0.115 inches in Wacker Poly-
silicon Material.
ith Group gi n.
0 g	 + t
S
g,	 +	 t	 2
0 
g i ni
S
1 .07 1 .64 .36 .0018
.08 8 .72 .28 .0143
.09 6 .80 .2.0 10097
4 10 88 .12 .0120
5 .11 11 96 .04 .0053
TOTAL .0431 in2
g i + t
0
	.043
Q	 gi2 n i	 - = 0.77%
A	 s	 5.63
A = 5.63 in 2 (Area of 200 sampled crystal grains)
s = 0.125 in
t
o = 0.010 in
(gi ) max = 0.11 in
(g.) min = 0.07 in
5
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63 wermAdl Data and Resylt.s
Wacker polysilicon solar coils yore processed as a means
of checking the grid pattern spacing sensitivity analysis re-
sults predicted by the model,	 Fine and coarse grain large
area polysilicon material were processed together using the
standard process (texturization, POC1 3 diffusion, evaporated
aluminum back, nickel plating and soldor) with the phosphor-
ous glass removed. The average find and coarse grain sizes
were found to be 0.05 inches and 0.16 inches, respectively.
The active area of the cells was 14.4 in. 2 (J?. '7 CM 2 ). Narrow
and wide qvidline spacing metallization patterns were utilized.
The spacing and thickness ot the fine qridlines were 0,125 inches
and 0.010 inchos t rospectivoly.	 The spacing and thickness of
the wide gridlinos were 0.150 and 0.03b inches, respectively.
The gridline spacing and oloctrical performance data for
the Wacker largo area fine grain and coarso grain polysilicon
solar cells are given in Table 6.3.	 The wide gridline spacing
pattern has six percent higher shadowing area coverage than the
narrow gridline spacing pattern; and the short circuit current,
1,,,	 peak power current, I pp s and the	 efficiency, ►ihave been
multiplied by the factor 1.06 to account	 for	 this difference
and to allow for a comparison, The open circuit voltage, Voc,
peak power voltage, V 
pp, 
and fill factor, FF, were not adjusted.
The percent difference is given in Table 5.3 and is discussed
below.
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Table 5.3 Gridline Spacing and Electrical Performance Data
for Wacker Large Area Pine and Coars-. Grain Poly-
silicon Full Solar Cells.
a;
Gridli ► 1e Spa
Cell	 No in 1sc(a) Voc (v) I	 (a)
Vpp(v)
n W
FF
.rai n
".^..
.^_
".^ 4
Fine Crystal Grain (g i	0.05 inches), Active Area - 92,7 cm 2 , Standard Cell
Process, Class Removed,
1A Narrow 2,20 0,500 1,75 0,360 6.8 0,573
1B Wide 2.13* 0.495 1.75* 0.365 6.9* 0.605
%Difference 3 1 0
-1
-1 -6
Coarse Crystal Grain (93 w 0,16 inches), Active Area .. 92,7 cm 2 , Standard Cel l
Process, Glass Removed,
1A Narrow 1.90 0.540 1155 0.425 7,1 0.642
2B Wide i.95* 0.535 i.53* 0.405 6. 7* 10.5;2
%Difference --3 1 1 5 6 8
Narrow Gridline Spacing (s	 0.125 inches), Active Area M 92.7 cm 2 , Standard Cell
Process, Class Removed.
1A Fine	 Crain 2,20 0,500 1.75 0,360 6.8- 0,573
1R Coarse Gram 1.90 0. 540 1.55 0.425 7.1 0,642
%Difference 14 -8 11 -18 -4 -12
Wide Oridline Spy--icing (s = 0,250 inches), Active Area - 92.7 cm 2 , Standard Cell
Process, Class Removed.
2A Fine	 Grain '2,13* 0,495 1.75* 0, 365 6.9* 01605
2B Cetrse Grain 1.95`* 0,535 1. 53'' 0,405 6.7* 0.592
%Difference I -1 13 X11 3 2
*Vfective current which equals (1,06) Times Actual Measured Current to Account
for Nigher Shadowing From the Wide Gridline Pattern.
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The gridline spacing observations are not in acco-rdance
to the fractional power loss model discussed earlier. The
model predicts significant electrical performance differences
between the polysilicon solar cells made with the narrow and
wide gridline spacings.	 Very little difference between the
electrical performance parameters was observed.
The crystal grain size material observations show large
differences in the electrical perforfukin(.(, parameters for narrow
and wide gridline spacing patterns.	 Ilioso results indicate
possible differences in polysilicon material characteristics
and energy loss mechanisms at -their grain boundaries.
Before proceeding further in this discussion, it is im-
portant to check out possible large urea polysilicon solar cell
deficiencies, i,e. nonhomogeneous electrical performance, metal-
lizatiQn, and edge effects,
The large area polysilicon solar cells were cut by diamond
saw into quarters.	 Each cell was cut on three sides, the fourth
side retained the etch ring. 	 The total active area (excluding
the etch ring) of each quarter cell was 21.1 cm2
The electrical performance data for, the quarter cells
were averaged and are given in Table 6.4, 	 A comparison of fill
factors indicates a significant difference between the large
area polysilicon full cells and the large area polysilicon
quarter cells,
	
This difference is primarily due to the dif-
ference in peak power voltages, which was higher for the quarter
32
Table 5,4 Gridline Spacing and Electrical Performance Data
for Wacker Large Area Pine and Coarse Grain Poly-
silicon Quarter Solar Cells.
k
u
!t
Gridline
Cell No Spacin I sc (a) V oc (v) I pp (a) V pp (v) 71() FF
Grain Size
Pine Crystal Grain (g;' - 0.05 inches), Active Area = 21.1 cm	 Standard Cell Process,
Glass Removed.
1A Narrow 0.510 0.500 0,455 0.370 7.6 0.631
18 Wide 0.500* 0.500 0.419* 0.400 7.3* 0.670
% Difference 2 0 4 -8 -4 -6
Coarse Crystal Grain (Ti 	 0.16 inches), Active Area = 21.1 cm 2 , Standard Cell Process,
Glass Removed.
IB Narrow 0.450 0.540 0.365 0.445 7.7 0.008
28 Wide 0,461* 0.540 0.371* 0.455 8.0* 0.678
% Difference -2 0 -2 w2 -4 -1
Narrow Gridline Spacing (s = 0.125 inches), Active Area = 21,1 cm 2 , Standard Cell
Process, Glass Removed,
1A Fine	 Grain 0.510 0.500 0.435 0.370 7.6 0.531
18 Coarse	 Grain 0.450 0.540 0.365 0.445 7.7 0,668
% Difference 12 -8 16 -20 -1 -6
Wide Gridline Spacing (s = 0.250 inches), Active Area 	 21.1	 cm2 , Standard Cell
Process, Glass Removed.
2A Fine	 Grain 01500* 0,500 0.419* 0.400 7.9* 0.670
28 Coarse Grain 0.461* 0.540 0.371* 0.455 8,0* 0.678
Difference
a
8
r++ww+rr..r
-8
w,....nrre
11
.. nsuum,.•a+en:r..:..
-74
.r..r+n...n.Y4
1
n.+r+rt+++1
-1
*Effective current which equals (1.06) times tactual measurement current to account
for higher shadowing from the wide gridline pattern.
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Acells than for the full cells. The improvement in peak power
voltage was greater for the wide gridline spacing pattern
than for the fine gridline spacing patterns. This indicates
a possible deficiency in the main gridline (or trunk line)
of both patterns.	 Thus, the main gridline resistive losses
are higher for the full cells than for the quarter cells.
An increase in the width of the main gridlines(which in-
creases the shadowing losses, or addition of a copper strip
across the entire length of the main gridline, should reduce
the resistive losses. 	 The latter method is preferred as it
is utilized for cell-to-cell interconnection with the most
recent PV solar module designs.
The four quarter cells from each wafer exhibit, in gen-
eral, similar electrical performance characteristics. 	 Edge
effects were also similar for each of the four quarter cells
of each full wafer.. Most of the electrical performance char-
acteristics of the large cells were exhibited by the smaller
solar cells.	 The notable exception is the peak power voltage
which can be corrected as discussed above.
The experimental results discussed above show that the
power degradation effects due to grain boundaries are con-
siderably less than initially conceptualized for both the
fine and the coarse grain polysilicon material.
	 Other re-
cently reported results (4)
 agree with this conclusion.
*Quarter cells were used in most of the experiments performed
in the remainder of this report.
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6.0 WAFER SURFACE TEXTURIZING PROCESS
Wafer surface texturizing involves the use of crystal
orientation dependent etches that reduce front surface solar
cell reflection losses,,	 The surface macrostructures pro-
duced by anisotropic sodium hydroxide etching have been found
to significantly improve single crystal solar cell
(1,5,12)	
photo-
voltaic energy conversion efficiency. 	 The feasibility
of applying these process techniques to polysilicon wafers
was investigated in this task.	 The texture etching rate,
time and solution concentration were (,valuated. 	 The surface
^	
1
characteristics of the processed wafers were observed.	 An
op timized texturizing process was developed.
4
6.1 Basic Wafer Surface Texturizing Process
The basic wafer surface texturizing process utilized in
t the experiments performed in this task consists of five steps.
They are, ( 1) wafer surface cleaning, ( 2) wafer surface tex-
turizing, (3) four stage cascade rinse, (4) final cleaning
and (5) final rinse / spin dry.
(1) Wafer Surface Cleaning - The first step in the pro-
cess consists of a two-stage wafer surface clealning procedure.
The wafers are placed into the first tank of an ultrasonic
vapor degreasor containing boiling recycled Freon TMSM for five
minutes.	 This its followed by a five minute placement in a
second ultrasonic tank containing boiling Freon TMS with vapor
zone to remove any remaining organic wafer surface contami-
nants which might otherwise impede the surface macrostructure
}	 etching step.	 35
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(2) Wafer Surface TextUrizi U - The second step in the
process is wafer surface texturizing. The silicon wafers
are introduced into an ultrasonic stainless steel tank which
has been filled with sodium hydroxide and deionized (D.I.)
water at 85 0 C to 90 0 C.	 Suspended in the tank is a clean,
dry air bubbler system which Is des gned to agitate the
solution in addition to the Ultrasonics.
	 Ten liters per
minute of clean air are required for the bubbler. 	 Experi-
ments were performed to evaluate the texture etching rate,
time and solution concentration.
	 This will be discussed
later.
(3) Four-stake ,_Cascade Rinse - The silicon wafers are
removed from the surface macrostructure etzhing tank and
placed into the first ultrasonic stage of a four-stage cas-
cade rinse system which com,orises the third step in the pro-
cess. The wafers remain for five minutes in each of the four
rinse stages,
Hot D.I. water flows at a rate of 3,8 liters per min-
ute from the fourth stage where the D.I. water input temp-
erature is 80 0 C + 5 0 C to the first ultrasonic stage where
the D.1, water output temperature is 72 0 C + 5 0 C.	 The sili-
con wafers get progressively cleaner as they move from the
first stage to the fourth stage of the cascade rinse system,
36
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(4) Final Cleaning, - The fourth step in the wafer sur-
face texturizing process is final cleaning. The wafers are
removed from the cascade rinse and introduced into concen-
trated sulfuric acid at 70 0 C + 5 0 (' for five minutes.
	 This
solution removes any remaining contaminants that may be
trapped on the wafer surface. The wafers are then rinsed
off in running D.I. water for five minutes,
	 This cleaning
step is essentially a precautionary step used in the solar
cells processed in this program to ensure the cleanliness
of the texturized wafers. Under an optimized wafer surface
texturizing process, the final cleaning step shall not be
necessary provided the D.T. water is continuously replen-
ished and the resistivity of the fourth cascade rinse is
maintained at a high level (i.e. abovo 14 Mu),
(5) Final Rinse/Spin_.2U
 - The last step in the wafer
surface texturizing process is the final rinse/spin dry.
The last remaining wafer surface contaminants are removed
in this five minute cycle.
	 The final rinse shall not be
necessary in an optimized process (as was discussed in Step
4).	 The spin dry system (,,,-an be replaced by a low-cost clean
air tunnel drying system which is discussed in detail in
reference (1).
(6) Texture Etching Rate, Time any! Solution Concentration
Five experiments were performed to evaluate the texture
etching rate, time and solution concentration for large area
fine grain and coarse grain polysilicon and single crystal
37
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silicon wafers.	 The experiments were designed around pre-
vious work performed on single crystal silicon solar
cells.( 1'5vlm^ The goal was to develop an optimized two-
stage texturizing process for polysilicon solar cells.
Fine grain and coarse grain Wacker polysilicon wafers
5 cm x: 5 cm were procurred along with Czochralski (100) as-
cut four inch liameter round silicon wafers. Two wafers of
each type were placed in a wafer carrier for each experiment.
The single crystal ( C.z) wafers server a!, the control wafers.
The wafers were placed in the etching solutions for two min-
ute time intervals.
	 The polysilicon wafer thickness was
measured in ten places with a micrometer caliper and the
single crystal wafer thickness was measured in three places.
The two wafer thicknesses of each type were averaged and the
silicon removal calculated. The silicon removal versus time
was plotted for each experiment and a discussion is given
below.
The first two experiments were designed to evaluate the
texture etching rate and time in a 20{' NaOH by weight 0.1,
water solution, and to check the effect of o hot water and
cold water rinse on the etching rate and time.
	 Figure 6.1
gives the data for silicon removal versus time for wafers
etched in 20% NaOH / H 2 0 at 90 0 0 with a one minute rinse in
cold water (15 0 C) after every time interval. 	 The initial
etch rates are faster for all three types of wafers than
for the intermediate and final etch rates as shown In Table 6.1.
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Figure 6.1	 Silicon Texture Etching in 20'f,'} NaOH/H 2 0 with1.0 Minute Cold Water Rinse.
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Table 6.1. Texture Etch Rate for Fine Grain and Coarse
Grain Polysilicon and Single Crystal Silicon
in 20 , ;11 NaOH/H 2 O with Cold Water Rinse.
Category Etch Rate	 in Mils/Min.
Me. -' i " ' . tba ltuse ­ Te
Grain Grain Crystal
Initial 0.235 0.136 0.285
Intermediate 0.070 0.090 0.214
Final
--I,,.,.-- -l" , 	-- ", —	 I I I	 I 	 . 
0.067
-,	 1	 11
0.090
1	 1 1 .	 r --
0,214
-- ----
-1
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The initial etch rate for fine grain polysilicon is
faster than for coarse grain polysilicon, but it is slower
than the etch rate for single crystal silicon. The inter-
mediate and final etch rates (ire the same for each type of
wafer, The etch rates increase from fine grain, to coarse
grain, to single crystal silicon. At fourteen minutes the
polysilicon wafers stopped etching while the single crystal
wafers continued to etch. Etching started again after about
sixteen minutes. This process characteristic may be due to
placement of the wafers with respect to the bubbler and ultra-
sonic.
Fi gure 65 . 2 g
i
ves[_ I	 V r.	 I
time for wafers etched
with a one minute rins
interval,	 As shown in
the data for silicon removal versus
in 203 (by weight) NaOH/H 2 0 at 900C
e in hot water (80 0 0) after every time
Table 6.2, the initial etch rates are
faster for all three types of wafers than for the inter-
mediate and final etch rates, and the initial etch rates
are significantly faster for all three types of wafers
placed into the hot water rinse than those put into the cold
water rinse. The initial etch rate for the fine grain poly-
silicon is equal to the etch rate of the single crystal sili-
con and is higher than the coarse grain polysilicon.
After the first two minutes the etch rates change for
all three types of wafers. The intermediate and final etch
rates for the c:! .^rse grain and single crystal wafers are the
same for each type of wafer. The coarse grain and single
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Figwre 6.2 Silicon Texture Etching in 20% NaOH/H 2 0 with 1.0
Minute Hot Water (80 C) Rinse.
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Table 6.2. Texture Etch Rata for Fine Grain and Coarse Grain
Polysilicon and Single Crystal Silicon in 20%
NMI in [lot Water Rinse,
Category
	 Etch Rate in Mils/Min
Fine Grain	 Coat-so Grain
	 Single Crystal
Initial	 0.343
	 0.304	 0,353
Intermediate
	 0.074	 0.233
Final	 0.055	 0.074
	 0.231
*Insuff i cient data to determine meaningful amount.
Y
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crystal etch rates settled at their final etch rate after
fourteen l lliflUtOS.
The polysillcon and Single Crystal silicon intermediate
and final etch rates ktro vospectively slowor and faster for
the hot water rinse than for the cold wator rinse. 	 It can
be said that the change in otch rates i ,; more erratic for
the polysilicon wafers using the ►iot water rinse than for the
cold )cater rinse and, therefore, the (wta has a larger un-
certainty,	 Yho differonce hotween the hot and cold water
rinse single crystal etch rates is small (about 8%) and
Could 
be 
considered nearly the same: within the uncertainty
rani  14, s o f th e ('I a t a .
The thi rd (.Xxpk-irimon t examined they polysi I i con and single
crystal si l icon  texture Lite h mates  in a so I kit ion of 10% Nil OH
by weight to D.I . water.	 1`19 Ll VO (). 3 tj i V 0 s t he s i t i con  re1110Va
data,	 Tilo etch ratos avo listod in Tablo 6.3 for coarse ^rain
polysilicon and single crystal silicon wafors.	 The initial
etch rata for then polysilicon was filstor than the inter-
mediate and final otch rates^
	 Tho sim► lo crystal etch rates
did not chango during the exporimont.
The initial coarse grain j)OlYSi1jCO1l tOXtUre etch rate
was slightly faster in tho 10';v:; Na011/1i110 S01011011 than in tho
20% NaOH/1-1 2 0 5OlUti0t), but tho Intermodiato (livi final etch
rates were notirly 3 0 ,, slowor,	 They initlail single crystal
Silicon toXtUrp	 1,ilttr aq kj^ IF	 faster 
in 
tho 20 1v N(1011111 0,	 Cl	 I	 W	 2
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Table 6,3. Texture Etch Rate for Coarse Grain Poly-
silicon and Single Crystal Silicon in 10%
NaOH/H 2 0 with Cold Water Rinse.
Etch Rate in Mils/Min
Category
Coarse Crain
	 Single Crystal
Initial
	 OAU	 0.228
Intermediate	 0.064	 0.228
Final	 0.064	 0.228
solution than in the 10% NaOH/H 2 0 solution, but the inter-
mediate and final etch rates were slightly slower. These
results indicate that the 10% NaOH/H 2 0 and the 20% NaOH/H20
texture etching solutions are suitable for removing surface
damage and initiating pryamid formation with polysilicon and
single crystal silicon.
	 A five minute etching time is suffi-
cient to assure the removal of surface damage (about 0.7 mils
per wafer or 0,35 mils per wafer side) from the polysilicon
wafers with either the 10% NaOH/H 2 0 solution or the 20% NaOII/
H 2 O solution. A solution of 20% NaOH/H 2 0 was used in other
polysilicon experiments to assure that the production solu-
tion was not depieted and that the proper thickness of sili
con was removed in the five minute etching time.
The fourth and fifth experiments were designed to eval-
uate the textUrizing rate and time for a two-stage textur-
izing process. The first stage served to texture etch saw
damage (to remove saw damage and start pyramid formation)
from the silicon wafers. The second stage served to textur-
ize (to make sharp well defined and uniform pyramids) the
silicon surface.
Figure 6.4 shows the data for silicon removal versus
time for wafers texture etched in 20% NaOH/H 2 0 at 90 0
 C and
then texturized in 2% by weight NaOH/H 2 0 at 95 0 C, The tex-
ture etched wafers were processed in an ultrasonic/bubbler
tank. Table 6.4 shows the texture etching rates for the
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Figure 6.4 Silicon Texture Etching in 20' NaOH/H 2 0 followed
by Texturizing in 2% NaOH/H 2 0. j
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Table 6.4 Texture Etch Rate and Texturizing Etch
Rate for Fine and Coarse Grain Poly-
silicon and Single Crystal Polysilicon,
Category
Etch	 Rate
	
iii	 Mils/Min.
Fine
	
Crain Coarse	 Crain I . Single	 Crystal
20% NaOH/H 2 0 Texture	 Etching Solution	 for	 5 minutes
Initial- 0.267 0.364, 0.333
Intermediate 0.067 0.060 0.333
Final -- - - 0,333
2%	 NaOH/H 2 0 Texturizing	 Solution	 *	 1.0 minute
	
cold	 water
rinse
	 per	 time	 interval.
Initial 0.063 0.063 0.204
Intermediate 0.062 O A61 0.204
Final 0,062 0.061 0.204
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wafers in the two solutions. 	 Removal of 0.i' mils was
achieved in the five minute step. The texturizing etch
rates for both the polysilicon wafers and the single crystal
wafers were very consistent and remained essentially un-
changed during the fifteen minute process time. The fine
grain and coarse grain polysilicon had identical texturiz-
ing rates in the 2% NaOH/H 2 0 solution. The single crystal
silicon had a significantly faster texturizing etch rate.
Figure 6.5 shows the data for silicon removal versus
time for wafers texture etched in 20% NaOH/H 2 0 at 90 0 C and
then texturized in a solution of 2% NaOH/H 2 0 with isopropyl
alcohol at 95 0 C. Table 6.5 shows the etch rates for the
wafers in the two solutions. The initial, intermediate and
final texturizing etch raters for both the polysilicon and
single crystal silicon wafers were very consistent during
the thirty minute process time.
6.2 Surface Characteristics of Texture Etched and Textur -
The 20% NaOF{/H 2 0 and 10% NaOH/H 20 solutions produced
texture etched silicon wafers which are characterized as
follows.
1. The fine drain and coarse grain polysilicon wafers,
after five minutes in the texture etch solution
were distinct and well defined. Most crystal
grains were either shiny or light gray in appear-
ance. The crystal grains were more distinct with
a three dimensionalappearance and were either
shiny, light gray, or dray after fifteen to twenty 	 ,1
minutes in the texture etch solution.
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Table 6.5 Texture Etch Rate and Texturizing Etch
Rate for Fine and Coarse Grain Polysili-
con and Singgle Crystal Polysilicon in
Isopropyl Alcohol.
Etch	 Rate	 in	 Mils/Min,
Category
Coarse	 Grain Single	 Crystal
20 0/10 	NaOH/H 2 0 	 Texture	 Etching	 Solution	 for
5	 minutes.
Average	 0.133 0,289
2%	 NaOH/H 2 0 +	 isopropyl	 alcohol +	 1,0 min,
cold water
	 rinse
	
per	 time	 interval,
Initial 0.055 0.160
Intermediate 0.048/0,052 01159
Final 0.053 0,159
Wr
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i
1
	2.	 The single crystal silicon wafers, after five min-
utes in the texture etch solution, were light gray
in appearance and had a uniform distribution of
surface microstructures. The wafers were darker
gray in appearance, after fifteen to twenty min-
utes in the texture etching solutions, and had uni-
form surface macrostructures.
The two-stage surface macrostructure process that util-
ized 20% NaOH/H 2 0 and 2% NaOH/H 2 0 produced texture etched
silicon wafers which are characterized as follows:
	
I.	 After fifteen minutes in the 2V NaOH/H 2 O, the poly-
silicon wafers were texture etched, except at the
edges of the wafers. The polycrystals were well
defined and varied in annearance from gray to shiny-- 
_ V - --	
, -_
	
It
and were three dimensional from grain-to-grain.
2. The single crystal wafers were texturized after
fifteen minutes in the 2% NaOH/H 2 0 solution, The
surfaces were dark gray and had uniform pyramidal
surface macrostructure.
The two-stage surface macrostructure process, that util-
ized 20% NaOH/H 2 0 and 2% NaOH/H 2 0 with isopropyl alcohol,
produced texturized silicon wafers which are characterized as
follows:
	
1.	 After ten minutes in the 2% NaOH/H 2 0 with isopropyl
alcohol, some of the polycrystals were black, some
dark gray, and some gray.
	
L	 After ten minutes 'in the texturizing solution, the
single crystal wafers were gray and getting dark.
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3. After fifteen minutes, about 15% to 20% of the poly-
crystals were dark gray and were well defined. Most
of the texturized polysilicon crystal grains were
located in the center region of the wafer. The
elongated crystal grains located on the outer edges
of the wafer (about 45% of the surface area) were
texture etched dark gray and gray indicating a dif-
ferent crystal orientation than (100) which is not
suitable for NaOH texturization.
4. After fifteen minutes, the four inch diameter single
crystal wafers were uniformly t.exturized and were
dark gray in appearance.
6.3 Optimized Texturizing Process
An optimum polysilicon texturizing process was developed
i	 r_ _
	 a
ndl	 Y .^d 4 - -4-k^H
	 1a+ii One (I p5
) 10 0 11 ,12)from the work performed 	 rep or tee III v1.rtc1 OU%4 U 
and from the work performed in this program. The basic wafer
surface texturizing process is detailed in Section 6.1. The
optimized texturizing process is given below with specific
detail given to the two-stage wafer surface texturizing step.
Wafer Sur face Cleaning
5`minutes "i ► 	 ras6nn1"c vapor degreaser with boiling
Freon TM5.
5 minutes in second degreaser tank with vapor zone.
Two-Stage Wafer Surface Texturi zing
5 minutes itch in 20% NaOH/H 2 0 at 9 2 0 0 * 2 0 C with ultra-
sonics and clean air bubbler (101/m /min).
15 minute texturizing in 2% NaOH/HO with 20% isopropyl
alcohol at 95 0 0 + 2 0 C with ultraso ics.
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a
Four-St. ag .e Cascade Rinse
6 minutes in each of four stages with cascade 0.1. water with
resistance monitor and replenishment control (this eliminates
additional cleaning step and final spin rinse).
Not Air Tunnel Drying
5 minutes in clean air blow drying tunnel system.
	 (See ref-
erence 1.	 This eliminates the spin dry system.)
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7.0 DIFFUSION PROLESS CONSIDERATIONS
The purpose of this task is to investigate the feasi-
bility of improving the polysilicon solar cell, short-cir-
cuit current I sc with variation of the POC1 3 diffusion
process.
	
Six hatches of Clacker polysilicon solar cells
were processed to investigate the electrical performance
for variou., diffusion parameters.
	
The solar cells were
processed with the standard production process, Figure
3.1, which includes isotropic surface etching, POC13
diffusion, aluminum evaporation and nickel plating. 	 The
phosphorous glass was removed from the cells prior to
testing.	 Electrical performance results are given in
Table? .1. The diffusion time and temperature for each
batch are listed below;
Batch 3A POC1 3 	80000	 70 min.
3B	 "	 8000C	 35
3C	 "	 8750C	 35
3D	 "'	 8750C
	 25
3E	 "'	 9000C	 35
3F	 9250C	 30
Batch 3A exhibited the highest average I sc , V oc , Ipp
and T1 .	 It also exhibited a high sheet resistance and a
low peak power voltage.	 Batch 3D exhibited a slightly
m
a
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Table 7.1	 Effect of POC1 3 Diffusion Time and Temperature
Schedulds for Wacker Polycrystalline Cells.(25 Cell , s per Batch)
s c ( a)
Tvoc^( v)
, I pp(a)
I 
Vpp( V) M FF R (Q/Cl)
Wacker
	 Polysilicon,
	 3A,
	 S.E.,	 POC1 3 ,
	
800 0 0	 5-60-5.
High 0,400 0.550 0.355 0.415 6.5 0.670
Average
	 0.390	 0.545	 0.345	 0,415	 6 . 3	 0.674	 69.2
Wacker
	 Polysilicon,
	 3B,
	 S.E.,
	 P ON	 OC	 5-25-5,31	 800
High 0.386 0.550
0.540
0,325
0,275
0.417
0.415
5.9
6.0
0.638
Average 0.378 0.559 75.3
Wacker	 Pol , ,v silicon,	 3D,	 S.E.,
	 POC1 31	875 0 C,	 5-15-5,
High	 ti	 0,38 41	 0.550	 0.350"
	
0.4 30	 6.6	 0.717
Average 0.378 0.545 0.330 0.430 6,2 0.689 24.0
Wacker	 Polysilicon
	 Batch	 3C,	 N
.2-3 acm.	 Active	 area=22.8
	 cm r.
PO	 31	 875 0 0	 5-25-5,	 Glass	 Removed
High 0,373 0.540 0.320 0.450 6.3 0.715
Average 0.370 0.525 0,315 0.430 6.1 0.719 26,8
Wa cker	 Polysilicon,
	 3E,	 S.E.,	 POC1 3 ,	 900 0 0	 5-25-5,
High
	 0,365	 0.540	 0,325	 0.435
	
6.2	 0.717
Average 0.353 0,520 0.315 0.435 6.0 0.746 16.0
Wacker	 Polysilicon	 Batch
	 3F',-S.E.,	 POC1 3 ,	 925 0 C,	 520-5.
High 0.340 0.535 0.300 0,430 5.7 0.709
Average 0.325 0,525 0,275 0.425 ^.i 0.685 10.2
lower I sc
l 1 1) 1) 
an d q .	 It O.so exhibited a high sheet re-
sistance and ti low peak power voltage.	 Batch 3D exhibited
a slightly lower I
sc , Ipp '
ind 'i t:r'O^^ 
f , 
iad a int ► ch lower sheet
resistance which lvd to ► hiqhor Vpp and fill factor.
These trends in speritic olectriceil characteristics
are similar to those gonor,il l y observed when single crystal
CZ material is utilized.	 Yho niajor , difference is a reduction
in the overall I-V characteristic of polycrystalline as com-
pared to single crystal iiiaterial. 	 'flit , i , oduced generation
currents (versus expected Oriole crystal equivalant diffusion
schedule values) are not unexpectod whon viewed From the per-
spective of the modified diff-usion lentith model as discussed
ea r l ier,	 Similarly, th	 obtained open	 ircuit voltage values	 1	 e
are less than those of simildi , base resistivity single crystal
material, when subjectod to	 diffusion schedules.
This initial grouping ol' dato indicates that the optimum
POC1 3 diffusion schedule is Omilai (if' riot identical) for
polycrystalline and single crystal ni(itoir,ials.
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Several other solar cell process methods were investi-
gated for the purpose of identifying low-cost techniques and
procedures which might improve polysilicon solar cell effi-
ciencies.	 Figure 8.1 shows a block diagram with several new
optional process steps including gettering, spray-on n + polymer
dopants, and printed aluminum.	 A brief discussion of each of
these process steps and their effects are presented below.
8.1 POCI., Getterin q  Stuff
Phosphosilica glass gettering has been used for some titne
to remove unwanted electrically active impurities from silicon
wafers. (13)	 The grain boundaries in polysilicon wafers are
planar crystallographic defects which may contain a large
amount of residual impurities.	 For this reason, it appeared
worthwhile to investigate the usefulness of including a get-
tering treatment in polysilicon solar cell fabrication.
8.1.1	 Preqettering_.Effecte
Two batch experiments were performed with 3.94 inch
square, 15.7 mil "U'hick Wacker polysilicon wafers.	 Batch
P-101 was processed using the sequence given in Figure 8.1
with pregettering, phosphorous diffusion, aluminum evaporation,
edge grinding, and no antireflective coating (but with a pbos-
phorous glass which has an antireflective effect). 	 A second
Batch P-102 was processed with the same sequence as Batch
59
Q1 u
o
CL
ro
0 ro
Ln
r: 4-)
0 CL
u 0
A r C1!
0 ro
(U
4- >
0 a)
V)
4-)
tA
u 0 C).
004)
r— S- 4-J
co CL V)
F-
V)
a.
mm-
U-1
-j
U.j
rti
Q14  0
LLJ 3
0
W
CC
CL
CL
at CD
60
P-101 except that the phosphorous glass was removed and an
SiO antirefleLtiVe coating added. The electrical performance
for Batches P-101 and P-102 are shown in Figures 8.2 and 8.3,
respectively, and (tit , pregettering effects arc,
 given in
Table 8.1
The pregettering effects are apparent when compared
to the electrical effects of non-gettered polysilicon solar
cells.	 For example, by comparing the pregettered Batch P-102
with the nongettered Batch P-100 (soo Section 3.0) one ob-
serves a significant improvement in efficiency, peak power
voltage, and fill factor, The gettered surface was removed
by the texture etching step; the e
t
ching time ( 2 01, minutes)
was sufficiently long to remove the entire gettered surface
as shown in Section 6.0.	 The gettering (removal of impuri-
ties) effect is apparent.	 It appears that the inclusion of
a pregettering stop in the process sequence will enhance the
polysilicon solar cell power output.
8.1.2 Intermediate Getterin g Effects
A POC1 3
 gettering treatment in combination with a two-
stage texturizing process sequence was shown to be an effec-
tive method for producing high efficicncy single crystal sili-
con 
I 
solar cellsP ) in particular, it was found that the place-
ment of a POCI 3 
gettering step between the two sequential
texturizing steps (intermediate gettering) provides a higher
efficiency improvement than gettering prior to the texturiza-
tion process for single crystal silicon solar cells. 	 Since
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Figure 8.2 Electrical Performance of Progettered Wacker
Polysilicon Solar Cells Batch P-101.
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Figure 8.3
	 Electrical Perforinance of Prege' ttered Wacker
Polysilicon Solar Cells with Si O, Batch P-102.
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Table 8.1	 Pregettering Effects on Large Area Polysilicon
Solar Cells (2^ ells per Batch).
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the attainment of high efficiency polysilicon solar cells is
a vital component of this program, an inteim p.diate Bettering
study was performed on polysilicon wafers.	 This study pro-
(,eod pd by comparing intermediate Bettering with pregettering.
Three batch tests were performed in this task.
	 Batches
P-230 and P-231 were processed using the baseline solar cell
fabrication sequence shown in Figure 8.1 with POC1 3 pre-
Bettering.	 Batch P-220 was processed using the baseline fab-
rication sequence with intermediate goLtvring.
	 The elec-
trical performance data for each batch test is shown in
Table 8.2.	 The average efficiency, 8.6912, of the pregettered
Batch P-230 is slightly higher than the average efficiency,
8.39%, of the intermediate gettered Batch P-220. 	 The current
collection (I sc and I pp ) also appears to be slightly higher
for the pregettered solar cells than for the intermediate
getter solar cells; the average peak power voltage remained
essentially the same. 	 One possible Cause could be that the
texturizing process does not adequately remove and/or texture
the diffused surface in the time allotted for the 2% NaOH/
H 2 O solution in the intermediate gettering process for the
polysilicon material,
An investigation of the texture etching rates for a
diffused surface of a polysilicon wafer was not explored
Tin this program	 I t is recommended that an indepth study
be made in this area which could lead to a substantial im-
provement in polysilicon solar cell efficiency.
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Table 8.2
	 Intermediate Getterincl and Pregettering Effects
on Large Area Polysi l icon Solar Ccl l ,,
BATCH I so la) Il oc (v) Ip1^Ca) Vpp(v) 17(^) rF (^^) FF(	 )
P-220	 Wacker	 Polysilicon-Texture 	 Etch	 (20"	 Na0H111	 0,	 10	 min,),	 Inter-
mediate	 Gettering	 (POCI 31	900 0 C,	 45	 min,),	 Tex turize	 (2	 NaOH/H20
10	 min.),	 POCl 3 	Diffusion	 (900 0 C,	 35	 min.),	 Phos.
	
Glass	 on,
Active	 Area	 92,7	 L1114,
1 2.40 0.525 1.05 0, 400 8.85 0. 651 +5.48 +1.88
2 2.25 0.5525 1,90 0,385 7.89 0.519 -5,95 -3.13
Ave, 2,32 0,525 1,98 0.393 8,34 0,639
P-230	 Wacker	 Polysilicon-Pregetter 	 (POC1	 ,	 90oO(',	 45	 min,),	 Texture	 Etch^
(20 ,	 NaOH/H2O,	 20	 min,),	 POC^,3 	Dif^usio;	 (900 0 C,	 35	 min,),	 Phos,
Glass	 on,	 Active	 Area	 92.7cm4,
---
1 2...55 0.525 2.10 (),410 9.29 0,643 1	 +6,90 1	 +6,........
2 2,55 0,520 2.05 0,385 8.51 0,595 -2.07 -1,82
3 4. 55 0. 5 1 )0 2.00 0.385 8.31 fl, 580 -4. 37 -4.29
Ave, 2,55 0,522 2,05 0,393 8.69 0.606
..
P-231	 Wacker	 Polysilicon-Pregetter	 (POC1 3 ,	 900 0 C,	 35	 min.),	 Texture	 Etc
(20"1	 NaOH,	 15	 min.),	 POCL3
	
Diffusion	 (900 0 C,	 25	 min,),	 Phos.	 Glass
Active	 Area	 92.7	 Cm
1 2,45 0.530 2.15 0,410 9,51 0,679
._
-- -
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8.2 Spray-op Dop nt Junction ForgAjian
Spray-on dapant ,junction formation Wd% shown to be a
luw-cost solar cell p,rucPssinq technique for single crystal
q i l is nn solar c el ls, 121
 This process method was found to yield
solar cell efficiencies comparable to the efficiencies of
P0C1 3 diffused solar c;el l s r 	 Since the fabrication of low-
cost  polysilicon :p olar c°olli is an important goal of this
project, the spray-ern dopant junction formation process was
evaluated for p o I ys i 1 iron material,
The solar cel 1 s produced in this task followed the pro-
cress sequenco given in Figure 8,1 with pregettering (POC13.
900 0 C, 45 minutes), texture etching (200 NaOH/H,0, 20 minutes),
spray-can n +
 dopant junction formation, and Si0 antireflective
coating.	 He electrical performance curves for the spray-on
doped 3.65 inch square Wacker polysilinon solar cells, Batch
P-400 are presented in Figuro 6.4 and the parameter data are
given in Table 8.3.
The highest efficiency achieved from the n +
 spray-on-
doped polysilicon solar cell batch was 10,67 %. 	 The average
efficiency in this batch of thirteen solar cells was 10.41%.
For comparison, the average efficiencies of all previous batch
tests ranged from 7,61% For the baseline fabrication sequence
to 9.4% for the pregettered, PON 3 diffused Batch P-102, with
SiO AiR Coating.	 It is clear that the use of spray-on-dopant
junction formation has led to a significant efficiency im-
provement for Wacker polysilicon solar cells.
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Figure 8.4	 Electrical Performance of Spray-on n + Doped
Wacker Polysilicon Solar Cells with SiO AR
Coating, Batch P-400.
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Table 8.3. Spray-on n + Oapant Junction Formation Effects
on Large Area Polysilicon Solar Calls.
(25 Cells per "Batch)
BATCH
I	 (a)S 
v	 (v)0 I	 (a)pp v	 (v)pp M F Lail	 (%) ®FF ( , )F 
P-400	 Wader	 Polysilicon-Pregettering 	 (POCI	 900 o C,	 45 min.),	 Texture
Etch	 (20% NaOH/H 2 O, 2 20 min.),	 Spray	 oA	 n +	Oopant,	 SiO	 Coating.
Active ACea	 92.7	 ^m
High 2.875 0.525 2.55 0.395 10.87 0.667 +4,42 I	 +1.52
Low 2.800 0.510 2.45 0.375 9.91 0.643 -4.80 -2.13
j Average l 2.825 1	 0,520 1	 2,476 0.390 10.41 0,657
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The outcome of the spray-on dopant Function formation
study with Wacker polysilicon material provided several en-
couraging results. It was demonstrated that 10% efficient
polysilicon solar cells in batch quantity can be achieved by
utilizing the fabrication sequence in Figure 8.1 with pre-
gettering spray.-on n + dopant Function formation, and SiO
AR coating. This result fulfills one of the goals of this
program, which is, the production in batch quantity of 10%
efficient polysilicon solar cells.
	 In additions the low cost
of the spray -on-dopant  Function formation
	
s
process. provides
yet another advantageous reason for its use with Wacker poly-
silicon material.
8.3 Printed and E va porated Aluminum Effects on POC1, Diffused
Pa i"r``"conand d in f"e_C:rystaSi`11conSo 1 aarr`^^
Printed aluminum has been shown to be an effective low-
cost technique for producing a p* back surface field for single
(14,15,16)
crystal solar cells.	 Experiments were performed in this
task to observe the effects of printed and evaporated aluminum
on POC1 3 diffused pol y silicon and single crystal silicon solar
cells.
Two Batches (2B and 3B) of polysilicon wafers and one
control ,Batch 2D of single crystal wafers were processed to-
gether except for the printed and evaporated steps The wafers
were processed according to the block diagram in Figure 8.1
with pregettering (POC1 3 , 900°C, 45 min,), diffusion (POC13
69
875 0 C, 30 min.), the appropriate aluminum metallization
step, and phosphorous glass removal (no AR coating). The
evaporated aluminum was fired-in at 800 0 C for 10 minutes,
which was 50 0 0 higher than for the standard process. The
printed aluminum rased the Spectrolab process (17, 18) and
was fired in a diffusion tube at 875 0 C for one and one-half
minutes. The active area of the polysilicon solar cells was
22.8 cm 2 . The active area of the single crystal solar cells
was 42.6 cm2.
The printed and evaporated aluminum effects on POC13
diffused polysilicon and single crystal silicon solar cells
are shown in Table 8.4.	 The electrical parameters for the
evaporated aluminum solar cells were in general higher than	
1
for the printed aluminum cells. 	 The printed aluminum solar 	 ;I
cells were characterized by shunting and low fill factor.
This indicates a lack of sufficient control during the
printed aluminum process step. 	 Both metallization pro-
cesses improved the open-circuit voltage and peak power voltage
of the polysilicon solar cells over the standard processed cells.
The polysilicon voltage parameters remain significantly loweri
than the single crystal coat of solar cells.	 The efficiency
of the polysilicon solar cells was observed to be about 40%
lower than the efficiency of the single crystal solar cells.
8.4 Printed and Evaporated Aluminum Effects on S pray-on n+
Doped Polysilicon and Sin 1e Crystal Silicon Solar Cells
Experiments were performed on this task to observe the
i
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Table 8.4 Printed and Evaporated Aluminum Effects on POC13
Diffused Polysilicon and Single Crystal Silicon
Solar Cells (25 Cells per Batch).
B ATCH I s 	 ( a ) V oc ( V T	 (a) V	 (v)Op 71(% FF
2B Poly Evaporated Aluminum 0.408 0.525 0.330 0.430 6.2 0.662
3B Poly Printed Aluminum 0.410 0.515 0.300 0.420 5.5 0.596
Difference 1.0.5 1.9 -9.1 -2.3 -11.3 -10.0
2D CZ Evaporated Aluminum 1.160 0.570 1.020 0.460 11.0 0.710
2B Poly Evaporated Aluminum 0.408 0;525 0.330 0.430 6,2 0.662
Difference +7.9 -- +6.5 +43.6 +6.7
effects of printed and evaporated aluminum on spray-on n+
doped polysilicon and single crystal silicon solar cells.
Two Batches (2A and 4A) of polysilicon wafers and two Control
Batches (2C and 4C) of single crystal wafers were processed
together except for the printed and evaporated steps.
	 The
wafers were processed according to the block diagram in Fig-
ure 8.1 with pregettering (POCl S , 900 0 (", 45 min.), spray-on
n	 (drive-in, 925 0 C, 20 min.) the appropriate aluminum metal-
lization step, and phosphorous glass removal (no AK coating).
The evaporated aluminum was fired-in at 800 0 0 for 10 minutes.
The printed aluminum used the Spectrolab process (17, 18) and
was fired in a diffusion tubes at 875 0 C for one and one-half
minutes.
The printed and evaporated aluminum effects on the
spray-on n *
 polysilicon and single crystal silicon solar cells
are shown in fable 8.5.	 The electrical performance parameters
for the evaporated alumifium and printed aluminum solar cells
were in close agreement.
	 Both metallization processes im-
proved the open-circuit voltage and peak power voltage of the
polysilicon solar cells over the standard processed cells.
The polysilicon voltage parameters remained significantly
lower than the single crystal control solar cells.
	 The effi-
ciency of the polysilicon solar cells was observed to be
about 40% lower than the efficiency of the sin g le crystal
solar cells.
F
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Table 8.5,	 Printed and Evaporated Aluminum Effects on
Spray-on n'r° Doped Polysilicon and Single
Crystal Silicon Solar Cells(25 Cells per Batch),
BATCH Isc(a) V	 (V)oc I	 n (a) V	 P (v) 17 FF
2A Poly Evaporated Aluminum 0.385 0,525 0.320 0.415 5.8 0.657
4A Poly Printed Aluminum 0,400 0.510 0.320 0.410 5.8 0.643
% Difference -3.9 +2.9 0 +1.2 0 +2.1
2C CZ Evaporated Aluminum 0,950 0,565 0.840 0.465 9,2 0.728
4C CZ Printed Aluminum 1,080 0.570 0.900 0.465 9.8 0.680
% Difference -13.7 r0.9 -7.'I 0 -6.5 +6.6
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The electrical performance results from this section
and section 8.3 show that the use of a p+ material for
forming an effective back surface field improves the volt-
age parameters of polysilicon solar cells.
	 The use of
spray-on n + dopants was also shown to be a very effective
junction formation technique.
9.0
	 SELECTED PROCESS AND 	 RESULTS
A	 polysilicon	 solar	 cell	 process	 sequence	 was	 selected
from	 the	 results	 of	 the	 work	 discussed	 in	 previous	 sections
of	 this	 report.	 The	 selected	 process	 is	 outlined	 in	 Figure
9.1.	 The	 process	 flow	 is	 indicated	 by	 solid	 arrows.	 Altern-
ative
	 process	 steps
	
are
	 indicated	 by	 dashed	 arrows.	 A dis-
ti
cussion	 of	 the	 selected	 manual	 process	 is	 given	 below,
The	 large	 area	 polysilicon
	
wafers	 were	 sample	 inspected
and	 then	 cleaned	 in	 a	 two-stage	 ultrasonic	 vapor degreaser
which	 utilizes	 recycled	 Freon.	 The	 clean	 wafers	 were	 pre-
gettered	 in	 the	 second	 step	 in	 the	 process	 sequence.	 This
optional	 ate	 ma y
	not
	
be	 neces,s^r	 if	 the 	 of'•
	 p	 	 y " quality  
the	 polysilicon
	
material
	 is	 unproved	 in	 the	 future.	 The	 pre-
gettering	 process	 included	 a	 diffusion	 step	 followed
	
by a
texture	 etching	 step.	 The diffusion	 was	 performed	 with
POC1 3	at	 900 0 C	 for	 45 minutes.	 The	 anisotropic	 etching	 step
utilized	 20% NaOH/H 2 0	 at	 90 0 C	 in	 an	 ultrasonic/bubbler	 system
for
	
5 minutes.	 A	 10%	 NaOH/H 2 0	 solution	 was	 shown	 in	 Section
6.2
	 to	 have	 nearly	 the	 same	 etch	 rate	 as	 20% NaOH/H 2 0	 and	 is
4
preferred	 because	 of	 lower material
	
cost.'	 A	 five	 minute
texture	 etch was	 shown	 to	 be adequate	 to	 remove	 the gettered
surface.	 However,	 the	 etch	 rate	 was	 not	 tested	 in	 large-
scale
	
polysilicon
	
produc4ion.
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A	 p-n junction was	 formed	 in	 the	 next step	 in	 the	 se-
lected	 process	 sequence.	 Two methods	 were found	 to	 be	 suit_.
y
axle.	 They are	 POC1 3	diffusion	 and	 spray-on	 n + 	polymer	 dop-
ants.	 The	 diffusion	 step	 is	 a	 standard	 technique.	 The
diffusion	 was	 carried	 out	 in	 POC1 3 ,	 at	 900 0 0	 for 35 minutes.
Diffusion forms	 an	 n^-p-n"	 structure which	 requires	 removal
j of the	 back	 surface.	 Therefore,	 the	 front surface was masked
with	 a	 resistive	 ink	 and	 the	 back	 surface was	 removed	 in	 an
HNO /HF/water solution.	 These	 two	 steps	 add	 to	 the cost of
the	 process	 and	 are	 not	 desirable	 for	 a	 low-cost	 process
sequence.	 A	 potential	 process	 substitution	 is	 plasma	 edge
etch	 (to	 delineate	 the	 n + -p junction	 and	 use	 of the aluminum
back	 layer	 to	 neutralize	 the	 back	 n^	 layer.
The	 spray-on	 n * polymer dopant	 process	 step	 is	 preferred
over	 the	 diffusion	 process	 due	 to	 lower	 cost.	 Emulsitone's
N-250	 polymer	 dopant with	 a	 concentration	 of 2	 x	 10 18 atoms/
cm 3 	was	 utilized.	 The	 spraying	 technique	 is	 discussed	 in
detail	 in	 referencet l9)	The	 dopant was	 driven-in	 with	 the
furnace	 at	 925 0 C	 in	 an	 oxygen-nitrogen	 atmosphere	 for 20
minutes.	 The	 excess	 dopant was	 removed	 in	 an	 HF/water	 solu-
tion.
	
Dopant material
	
that may overlap	 the	 edges	 of	 the
wafer
	
can
	
be	 removed	 (-fter	 nickel	 plating) 	 by	 laser	 trim-
ming (12)	 edge	 grinding,	 or	 plasma	 etching. (20)	 Front	 sur-
face masking and	 the	 back	 etch	 are	 eliminated	 with	 the
spray-on	 dopant	 process.
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A p* back surface can be produced with any one of four
techniques:	 evaporated aluminum, printed aluminum, spray-on
p+ polymer dopant(( 12) and spray-on aluminum. t21)	For control
purposes, evaporated aluminum was used in the development
process.	 It was fired-in at 800 0 C in a hydrogen-nitrogen
atmosphere. The three other processes are much lower in
cost and are preferred in a large-scale production sequence.
A thick film resist printing step is performed prior to
metallization.
	 Metallization pattern printing of the front
surface is followed by a standard drying process. The grid-
line pattern metallization was produced in an electroless
nickel plating process sequence.	 An optional junct =ion edge
clean-up can be added after nickel plating. 	 This can be
done by edge grinding, laser trimming (12) or plasma etch-
ing. (20) This is a necessary step if spray-on dopants are
utilized.	 The solar cells are dipped in lead/tin solder to
complete the metallization.
The phosphorous glass is removed and an anfireflective
c^.	 ing is applied to the solar cell to enhance the current
collection efficiency. A significant improvement (30% to
35%) has been observed on single  crysta l wafers, (12, 22, 23)
An SiO antireflective coating was evaporated onto the poly
silicon solar cells used in the selected process.
	
Other
less expensive AR coatings, such as silicon nitride (12) and
spray-on films (12,22 ' 23) are preferred for a lo)r-cost, large-
scale production.
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The process mequvnce outlined in Figure 9.1 and dis-
cussed above, without the optional steps. was followed for
four types of polysilicon material received from three
suppliers.	 The electrical performance results for Wacker-
SILSO, Crystal System - HEM and Exotic Materials - FAST CZ
are given in riqures 9,2, 9.3a, 9.3b and 9.4, respectively
and the electrical parameter data are given in Table 9J.
The solar cells worn tested under a tungsten light source
(G. E. Quartzline Lamp DWY, ?800 0 K calibrated at 100 mw/cm 2
at 280C).
The average efficiencies achieved respectively for the
Wacker, Crystal Systems (HEM) and Exotic Materials large area
polysilicon solar cells are 9,4Z (with SiO), MY (without
AR coating) and 6,58Y (without AR coating), respectively.
These efficiencies are short of the 100 efficiency program
goal, but with the exception of the Exotic Materials wafers,
are not far off.	 This work indicates that polysilicon
material process improvements and polysilicon solar cell pro-
duction process improvements can increase tho polysilicon
solar cell efficiency. 	 One batch of large area Wacker poly-
silicon material processed with the selected process with
the spray-on n * dopant option and SiO antireflective coating
resulted in an average batch efficiency of 10.41% as shown
in Section 8,2.
	
This batch efficiency exceeded the 10% effi-
ciency program goal and gives a good indication that more
work can be done to improve the efficiency of polysilicon
solar cells.
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Figure 9.2 Electrical Performance Curve of Average
Wacker Polysilicon Solar Cell Producedfrom 
the Selected Process,
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Table 9.1 Electrical Performance,Data on Three Types
of Large Area Polysilicon Solar Cells Pro-
duced from 'the Selected Process.
(26 Cells per Batch)
BATG ir; Isc(a)
1-
(v)V oc I	
7(a)
	
I ^	
(v)
_7,(%.)_ » FF c1	 (%) FF (%pr pp 
P- i u2 Wac l
 er -Si 1 so, Selected process
	 w"i th
	 Si0 AR Coating.
Active Area
	
92.7	 cm 4.
High 2.60 0.525 h2.20 0,410 9.73 0.661 +3.50 +0,609
Low 2,50 0.515 2.10 0.400 9.06 0.652 -3.51 -0.761
Ave, 2,55 0.520 2.15 0,405 9.40 0.657
P-500 Crystal Systems-HEM
	 (100% crystallinity) selected process with
Phosphcrous glass
	
(no	 AR Coating), Active Area	 92,7 cm
High 2.55 0.566 2.03 0.445 9.74 0.646 +1.45 +0,76
Low 2.48 0.563 1.95 0,445 9.36 0.621 -2.50 -0.45
Ave, 2.5 0,565 2.00 0.445 9.60 0,624
P-501
	
Crystal Systems .-HEM (44% crystallinity) selected proce s with
Phosphorous glass (no AR Coating), Active Area 92.7 cm
1 1.74 0.565 1.10 0.440 5.22 0.492 +1.75 +1.23
2 1.72 0.565 1.05 0.440 5.00 0,475 -2.53 -2,26
Ave. 1.73 0.565 1.08 0.440 5.13 0.486
P-600 Exotic Materials-Fast CZ, selected rocess with Phosphorous glass and
	
no AR'Coating.
	 Active area 77.1 cm .
High	 1.51	 0.515	 1.!.15	 0.,U3	 7.21	 0.670	 +9.60	 +3,00
Low
	 1.42	 0,,,495	 1.25	 0.365	 5,92
	
0.649
	 -10.03	 -0.15
Ave,	 1.54	 0.508
	 1.39	 0.365	 6.58	 0.650
*HEM material utilized for these experiments exhibited larger than average
grain sizes, and a macrostructure appearance similar to single crystal
CZ material.
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10.0 PRUCEL.^/qPUIPMENTMST ANALYSIS
A cost analysis was performed on a conceptualized auto-
mated solar cell process SeqUellr.e.
	
The polysilicon solar
cell selected process ^See Section 9.0) was used with several
suitable low-cost options considered appropriate for the 1986
Industry. The Solar Array Manufacturing Industry Costing
Standards (SAMICS) procedure was followed in the cost anal-
ysis, A standard Format A was propared according to JPL
D ocument No. 5101-44, Revision A( 24) and JPL Document No.
6101_59(44) for each process step in the sequence, The pro-
cess costs for each step were computed manually according to
the SAMICS Workbook, jPL Document No,	 The unit
prices for the direct material cost elements were obtained
from the Interim Price Estimation Guideliness JPL Document
(27)No. 5101-33.
10.1	 Description of the Industry
The structure of the industry was assumed to be the
1986 standard industry as defined in reference (1).	 The
model industry is composed of a sequence of compan'ies, each
of which is an Independent financial entity. A total of five
successive companies constitute the model industry.	 This
stud.v focused on only one of these companies; the cell
manufacturing company,
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it was assumed that all remaining companies of the model
industry operate under the current price goals defined ire
reference (28). The company under consideration in this
study will hereby be do q iqnod as CELLCO which manufactures
photovoltaic solar cells,
The basic assumptions utilized in the JaWrd industry
are listed below:
1. CELLCO is a vertically inteqratod company which
shares 33.34 of the market.	 CVJLCO will purchase
wafers from WAFERCO at the price of 13.2 cents per
peak watt in 197h cents as sot forth in reference'
(28).
2. A double burden was not charged for silicon wafers
since they were assumed to ho vertically integrated
as defined in reference (25).
3. CEILCO requires 4.7 shifts per day (24 hours), for
345 operating days per year. All remaining mach f-
Wtions specified in reference (25) were utilized
in the analysis.
4. CELLCO maintains a production yield of 96.3%,
5. The solar cell cost is based upon its electrical
performance,	 The product description presented in
this final report can be summarized as follows:
Material _Typly:	 Polysilicon wafors or single crys-
WARM.
Initial Wafor Size,	 Nominal wafor area is 64 cm
90 mm, diameter round or 8 cm
square or other shapes that have the same nominal
area.
Final Cell Size:	 Minimum cell area is 51.3 cm
Wri'VA -66 — rimmed to suit the module design.
810 of cell area (minimum)
Effic ionny: 10Z (minimum)
Power Output:	 0,636 watts par cell at 28 0 C and at
TOTEW711 - insolation and R cm2 area.
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In knew of tht , abovo ,Pot'i Ncations, t fit, anticipated
annual production tman.t i ty tnr CEI.[CO is oxI)ected to be
278 million solar col is per year or 176.8 MW per year. 	 1 lies e
output rates are utilized in the SAMZCS analysis,	 ,A
10.2	 zv0n► 	 . Descri: P t i on
CELLCO is a model company in the 1986 standard industry
which produces solar cells From polysilicon or single crystal
silicon wafers.	 The annual production quantity for this com-
pany is 278 million solar cells per year which is equivalent
to 176.8 MW,
The selection of a solar cell fabrication process se-
quence for CELLCO was based on the selected process given in
Section 9.0 and on the results of the SAMICS cost analysis,
A fully automated production line consisting of nine solar
cell processes was selected for CELLCO. A conceptual layout
of the model plant is given in Figure 10.1,
Each Photowatt° International CEIAC;O production line was
designed to produc(! approximately 35 MW pot- year, or about
6900 wafers per hour.
	 Six production lines" will be required
to produce 176.8 Mld per year, which is 33.315 of the total
market.
A brief description of each of the nine processes
selected for us(^^ in that CELLCO model plant is given below:
WTe s7xt7i` 11'60 iv' ll allow for system backup and down-time,
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C-1 0) Waf or ^u i f ace Prepdrttti on ( WFSIJRPR)
This pvocess stop consists of wilt'ov surface Cl(wn-
ing , wafer surface toxture etching, and Hna I (-I eaninq and
drying
(C-2) Junction Formation (JIJNCF)
The junction formation procoss sequence incltides:
spray - on n + dop(int onto the f r ont surface with a suI)sequent
IR bake, spray-on p + dopant onto the baick surface with a sub-
sequent IR bake, dopant drive-in of both surfaces, followed
by excess dopant romoval.
(C-3) yqjit Surface Pattern Printing (rSPP)
An initial  process stop prior to metal l ization is
thick film resist printing by motins of a negative mask. 	 Mot .-
al l i zati on pattern printintl of the H , ont surface is followed
by a standard drying process.
(C-4) ^J ,ectroloss Nickel .Platjpq (r^(NIP,L)
This is 
an 
active metallization process.
	 Nickel
is plated onto the front surface gridlino pattern, as well as
the entire back surface. A cleanin ► atop after plating com-
pletes this process step.
(C-5) Resist Removal, (ItI S,REM)
This process consists of wet chomical resist re-
moval followed by a st,.:davd wafer cleaning and drying pro—
I
cedure.
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(C-6) Laser fir7mmin^ BLAST)
An automatic laserscribing system for large volume
production performs the trimming and shaping of the solar cells.
(C-7) Solder Flow (SDFLW)
The front surface grid pattern and back surface
are solder coated in this process.
	 The complete solder flow
process consists of preheating, flux application, solder
Itdipping, and flux re ipov4 l .
(C-8) Anti reflective Coatiu—LERLT)
The solar cell antireflective coating is applied
by sillcon nitride plasma deposition.
(C-9) Ce71 ^Testing .and Grouping (Celltest)
Sol a r Pel's are au t om a t "I c a " I y t e s t e d , P-nalyze dIjV I	 I	 U	 I I	 Q I	 to	 6 1	 it	 %I	 , U	 U
and grouped according to electrical performance.
10.3 Price , Computa.ti,on
The price of a solar cell was determined after all the
data required for each Format A was compiled. The cost coul-
putation proceeded in accordance with the procedure outlined
for the process worksheet and company worksheet described in
reference(26). Additional expense item information, which was
not included in the cost account catalog in reference(29)was
found in currently available market price literature.
The total cost incurred at each solar cell process step
was manually calculated and can be found in Table 10.1. The
cost for each process was further subdivided into independent
elements which consist of the cost in terms of 1975 cents per
peak watt for space, labor, materials and utilities.
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10.4 Discussion of Results
The total added value for CCLLCO is M8 cents per
peak watt in 1975 cents. This value is slightly higher
than the PAG 10
 price goal of 18.3 costs per peak watt. As
shown in Table 10.1, metallization and AR coating processes
claim a disproportionate share of the total cost for CCLLCO.
The major shortcoming of the current electroless nickel
plating metallization process is its use of costly materials,
This process sequence requires the use of front surface re-
sist pattern printing (Step C-3), electroless nickel plating
(Step Cr9), resist removal (Step C-5) and solder flow (Step
C-7), which adds up to 9.885 cents per peak watt or mori
than 50% of the cell processing cost..	 A process sequence
that utilizes, for example, a low-cost printed metallization
pattern would eliminate the resist application and resist
removal steps and would reduce direct material costs. A
lower cost conductive material to replace solder would sig-
nificantly reduce the cost of Step C-7. It is recommended
that future efforts be directed toward these areas to reduce
the costs of the metallization process sequence.
The major shortcomings of the silicon nitride plasma
deposition AR coating process resides in its high equipment
cost. One candidate procedure exhibiting high potential for
success in this task is spray-on AR coating, An in-depth
study of the application of low-cost spray-on AR coating
techniques to polysilicon solar cells is recommended.
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11.0 CONCLUSIONS
The work performed in the development of low-cost
`	 polysilicon solar cells led to a number of conclusions
4	 which are listed by task below,
Influence of Crystal Grains on Solar Cell Efficienc y
1. The diffusion length model (3) which describes the
effects of crystal grain boundaries on polysilicon solar
cell efficiency, was not able to account for the large
differences observed between single crystal silicon and
coarse g rain pol y silicon solar cell efficiencies.
Gridline p attern Desi g n Considerations
1. The fractional power loss model, which describes
the effects of gridline spacing on polysilicon solar cells,
was not able to account for the small electrical performance
differences observed between narrow and wide gridline spac-
ings on polysilicon solar cells with similar crystal grain
characteristics.
2. The gridline spacing data indicates that the elec-
trical performance effects due to crystal grain boundaries
are not dominate and are not a strong function of grain size.
3. p olysilicon wafer material data show large dif-
ferences in electrical performance parameters between two
types of wafer material (fine and coarse grain) with the
%	 same gridline spacings. These data indicate probable dif-
ferences in polysilicon material characteristics and energy
loss mechanisms.
,.;.	 93
1
4. Most of the electrical performance parameters of
the large area (100 cm 2 ) Wacker polysilicon solar cells
were exhibited by the smaller area (21.1 cm 2 ) quarter cells
which indicates general homogeneity of the samples studied.
Wafer Surface Texturizing Process
1. The initial etch rate (first 5 minutes) was faster
than or equal to the intermediate and final etch rates for
all the polysilicon and single crystal silicon wafers studied
in this program. This conclusion was valid regardless of the
sodium hydroxide solution concentrations utilized.
2. Single crystal silicon in genet-a' 	 -FAe+nv% than
fine grain or coarse grain polysilicon. 	 Coarse grain poly-
silicon in general etches slightly faster than fine grain
polysilicon.
3. The single crystal silicon etch rate is generally
constant with residence time in the etchant. The fine grain
and coarse grain polysilicon etch rates are subject to erratic
changes for the particular etchant concentrations studied
during this program.
4. The 10% NaOH/H 20 solution and the 20% NaOH/H 2 0 solu-
tion were both found to be sufficient to assure the removal
of surface damage (about 0.7 mils/wafer or 0.35 mils/wafer
side) from polysilicon or single crystal silicon wafers in
a five minute etching time.
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5	 The two-stage texturizing process consisting of
isotropic texture etching in 20% NaOH/H 20 followed by tex-
turizing in 2% NaOH/H 20 with isopropyl alcohol produced a
uniform fully texturized surface on single crystal silicon
wafers. The same two-stage texturizing process without the
isopropyl alcohol produced uniform surface macrostructures,
but the surfaces were not as fully and completely texturized
as the process with the isopropyl alcohol (20% by weight iso-
propyl alcohol was utilized).
6. The two-stage texturizing process with isopropyl
alcohol texturized 15% to 20% of the Wacker polysilicon wafer
surfaces. Most of the texturized polysili con grains were
located in the center region of the wafers. The elongated
crystal grains located along the outer edges of the wafers
(about 45% of the surface area) were etched, but not textur-
ized indicating a different crystal grain orientation than
(100), which is not suitable for NaOH anisotropic texturizaA-
tion.
Diffusion Process
A POC1 3 diffusion time-temperature study indicated that
the polycrystalline nature of the starting material had little
if any effect on the optimum diffusion schedule.
Other Process Considerations
1. The inclusion of a POC1 3 pregettering step in the
polysilicon solar cell process sequence enhanced the solar
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cell power output and efficiency for the three type ^f poly-
silicon solar cell material investigated in this program.
2. It was demonstrated that 10% efficient polysilicon
solar cells in batch quantity can be produced with low-cost
spray-on n + dopants. This result fulfills an 'important goal
of this projects which is the production in batch quantity of
10% efficient polysilicon solar cells.
3. An improvement in open circuit voltage and peak
power voltage was achieved with printed and evaporated aluminum
back surface metallization on polysilicon and single crystal
sil k^n enIAri re11 c;
Process/Equip ment Cost Anal sis
I. It can be concluded from a detailed SAMICS process
cost analysis that the solar cell process costs are in line
with the 1986 JPL/LSA cost goals,
2. The total 1986 solar cell selling price was determined
to be 33 cents per peak watt in 1975 cents. This includes an
assumed polysilicon wafer selling price of 13.2 cents per peak
watt and a solar cell manufacturing cost of 19.8 cents per
peak watt. Additional work to significantly reduce metal-
lization costs and AR coating costs was recommended.
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12.0 RECOMMENDATIONS
In the development 
of 
low-cost polysilicon solar cells
a number of recommendations were made and are listed  bel ow.
1. A five minute anisotropic texture etching step in
10% NaOH/H 2 0 or 20% NaOH/H ? O is preferred over the two-stage
texturizing process with or without the isopropyl alcohol
due to lower cost, surface damage removal effectiveness,
and suitability for an antirefloctivo coating.
2. A cold water cascade rinse following the texture
etching step is preferred over the hot water D.I. water rinse
due to lower utility cost.
3. A PON, getterinq stop (prior to the texture etrh^
ing step) is highly recommended for incorporation into a
near-term polysilicQn solar cell production process sequence.
This wafer treatment significantly improves polysilicon solar
cell efficiencies.	 If the quality of tho polysilicon wafer
material improves, (impurities and recombination center sites
reduced) then the gettering step may riot he necessary for the
1-986 automated solar cell process sequencti.
4. The peak power voltage was found to be lower for
the large area (100 cm) polysilicon solar cells than for the
small area (21.1 cm 2
 ) quarter cells which indicates^a probable
deficiency in the main gridlines of the large area solar cells
due to resistive losses.
	 An increase in the width of the main
gridl ines, which increases the cell shadowing losses, or the
addition of a'coppor strip across the entir p
 length of the
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main gridlines will reduce the resistive losses. 	 The latter
method is recommended,
	
it will improve the cell peak power
voltage without sacrificing the current losses due to shad-
owing and will aid in the solar cell interconnection scheme
in module assembly.
S. The spray-on n + dopant junction formation results
and the printed aluminum results on polysilicon wafers were
very encouraging. Application of low-cost spray-on techniques
for juncti on
 formation, aluminum back !)urface field and anti
reflective coating for single crystal solar cells are also
very encouraging. An indepth study of the application of
these low-cost techniques to polysilicon solar cells is highly
recommended.
6, The major shortcoming of the current electroless
nickel plating metallization process is the use of costly
materials.	 A process sequence that utilizes for example a
printed metallization pattern would reduce process steps and
direct material costs. A lower cast conducting material to
replace solder would significantly reduce costs. 	 The re-
duction of the metallization process coasts through efforts
directed along these lines is highly roc.ommended.
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APPENDIX I
The following section originally produced as a "stand
alone" report, is included as a referenced source for
confirmation purposes.
i
ABSTRACT
A through cost analysis was manually performed with
the updated version of the standard SAMOS method for each
process utilized in this program for the "Development of
Low-Cost Polysilicon Solar Cells," part; ot the Production
Process and Equipment Task, a JPL/LSA pro ,iect. One model
company, CELLCO, which produces solar colls from polysilicon
wafers, was emphasized in i'his study. The process sequence
utilized was solooted on the basis of the SAMICS cost anal-
ysis performed in this proqram.
The SAMICS results included an asstimed silicon wafer
selling price of 13.2 oents per peak watt. and a calculated
solar cell. manufacturing cost of 19.8 vents per peak watt.
The total 1986 solar cell sellinq prioo was determined to be
33 cents per peak watt in 1975 cents.
It was concluded from the SAMICS process cost analysis
that the solar cell process oosts were in line with the 1986
JPL/LSA cost qoal,s. Additional work to reduce metallization
costs and AR coating costs were recommendod.
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INTRODUCTION
A cost analysis was performed on a conceptualizod auto-
mated solar cell process sequence. This polysilicon solar
cell selected process (see Section 9.0) was used with sev-
eral suitaole low-cost options considered appropriate for
the 1986 industry. The Solar Array Manufacturing Industry
Costing Standards (SAMICS) was followed in the cost analysis.
A standard Format A was prepared according to JPL Document
No. 5101-44, Rev, ( I ) t and JPL Document No. 5101-50for each
process step in this sequence. The process costs for each
step were computed manually according to the SAMICS Work-
book, JPL Document No. 5101-15 3) The unit prices for the
direct material cost elements were obtained from the Interim
Price Estimation Guidelines, JPL Document No. 5101-334)
DESCRIPTION OF THE INDUSTRY
The structure of the industry was assumed to be the 1.986
standard industry as defined in reforence (4). The model in-
dustry is composed of a sequence of companies, each of which
is an independent financial entity. A total of five successive
companies constitute the model industry. This study focussed
on only one of these companies; the coll" manufacturing company.
It was assumed that all remaining companies of the model
industry operate under the current price goals defined in ref-
erence (5). The company under consideration in this study will
hereby be designated as CELLCO which manufactures photovoltaic
cells,
ii•
The basic assumptions utilized in the standard industry
are listed below-,
1. CELLCO is a vertically intoqrated company which
shares 33.3% of the market. CELLCO will purchase wafers
from WAFERCO at the price of 13.2 cents per peak watt in
1975 cents as set forth in reference (5).
2. A double burden was not charged for silicon wafers
since they were assumed to be vertical. l y integrated as de-
fined in reference (2).
3. CELLCO requires 4.7 shifts per day (24 hours) for
345 operating days. All remaining modifications specified
in reference (1)were utilizad in the analysis.
4. CELLCO maintains a production yield of 96.3%-
5. The solar coll cost is based upon its electrical
parformance. The product description presented in reference
(6)can be summarized as follows;
Material TyE^, . Polysilicon wafe=rs or single crystal
wafers.
initial Wafer Size: Nominal wafer area is 64 cm 2
Wafer  shape can be 90,mm diameter round
or 8 cm square or the c-Napes that have
the same nominal areas.
Pi .1. cell Size: Maximum Cell Area is 62 cm 2 2Minima' cell area is 51.3 cm	 cells
can be trimmed to' suit the module
design.
Usuable Silicon: Maximum usable colt area is 96% and
and minimum (reasonable) usablo area
is 81t of starting substrate area.
Solar Cell Bfficienc : 10% (minimum)
Power 0.636 watts por cell (at minimum usable
area) at 280 ' and at, 100 mw/cm2 insola-
tion.
2
In view of the, above specifications, the anticipated
annual production quantity for CELLCO is expected to be 278
million solar cells per year or 176.8 M per year. These out-
put rates are utilized in. the SAMICS analysis.
CEMCO COMPANY DESCRIPTION
CELLCO is a model company in the 1986 standard industry
-which produces solar cells from polysilicon or single crystal
silicon wafers. The annual production quantity for this com-
pany is 278 million solar cells per year which is equivalent
to 176.8 M.
The selection of a solar cell. fabrication process sequence
for CELLCO was based on the selected process given in reference
Wand on the results of the SAMICS cost analysis. A fully auto-
mated production line consisting of nine solar cell processes
was selected for CELLCO. A conceptual layout of the model
plant is given in Figure C-0.
The Photowatt International CELLCO plant was designed
to produce approximately 35 MW per year, or about 7200 wafers
per hour. Six production lines* will be required to produce
176.8 M per year, which is 33.3% of the total market.
A brief description of each of the nine processes selected
for use in the CELLCO model plant is given below:
The sixth line will allow for back-up system and down-time.
3
..	 §
§ §\
| ^
k f k
ul 
\ 2
9 1 SR a. WU
a
O 8 3
0
z
J
z
> z
t7l
	 §
t 	 n
^ } {
} ^	
^..
ujIL 
.§	 §
4J
>, 9
4-) M
^ ^	 \.
§
j %	 ^	 ^
¥ %
co
Imo.
rl^
Ln r-i
1 0
44
rl 
k
0
.H
4,J -H
0 U)
24
P4 0)
0 z
	
I
/^	 ^ »
8
0
.H
4J
 j
M
PA
4.)
4-J 44
5 9
0
4J 0
004 (N
P4
0
k	 ^^.)
(C-1) Wafer Surface Pre2aration (WFSURPR)
This surface step consists of wafer surface cleaning,
wafer surface texture etching, and final cleaning and
drying.
(C-2) Junction Formation (JUNCF)
This Junction formation process sequence includes:
spray-on n+ dopant onto the front surface with a sub •
sequent IR bake, spray-on p + dopant onto the back sur-
face with a subsequent IR bake, dopant drive-in of both
surfaces, followed by excess dopant removal,
(C-3) Front Surface Pattern Printin
An initial process step prior to metallization is thick
film resist printing by means of a negative mask. Metal-
lization pattern printing of the front surface is followed
by a standard drying process.
(C-4) Blectroless Nickel PILatinaJELNIPL)
This is an aotive metallization process. Nickel is plated
onto the front surface gridline pattern, as well as the
entire back surface. A cleaning stop after plating com-
pletes this process step.
(C-5) Resist Removal (RESREM)
This process consists of wet chemical resist removal
followed by a standard wafer cleaning and drying pro-
cedure.
5
(C-6)Laser Tr7. ,	(LAST)
An automatic laserscribing system for large vclume pro-
duction was developed wad utilized in this program. The
laserscribe performs the scribing and shaping of the
solar cells.
(C-7)Solder Flow(SDFLW)
The front surface grid pattern and back surface are solder
coated in this process. The complete solder flow process
consists of preheating, flux application, solder dipping,
and flux removal.
(C-8)Antireflective Coating (ARCT)
The solar cell antireflective coating is applied by sili-
con nitride plasma deposition.
(C-9)Cell Testing and Grouping (Celltesil
Solar cells are automatically tested, analyzed and grouped
according to electrical performance.
PROCESS DESCRIPTION
1. Wafer Surface Preparation
a. Design for High Volume Production
A wafer surface texturizing study was performed with
the use of Photowatt International's existing texturizing equip-
ment. on the basis of the resulting process cost computation,
the conceptual design for the large volume production line shown
in Figure C-1 was devised.
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This fully automated system consists of twelve
equally spaced indentical tanks. Each tank is capable of
holding twelve wafer carriers situated on a platform lift.
Since each wafer carrier can hold up to 50 wafers, 600 wafers
constitute one batch.
Each batch remains in its corresponding process tank
for five minutes and then transfers to the next station during
a one minute time period. The transfer mechanism utilized
in this process step consists of a lifter at each station
and an over-hung track conveyor. The conveyor transfers
each platform to its corresponding station, and lifters move
the platforms up and down within the tank. The function of
each tank is specified in Figure C-1.
b)	 Supporting Data For Format A
The process cost estimation for the wafer surface
preparation task entailed the following cost elements.
(1) Eguipment Costs
TEXTURIZING SYSTEM
Frame and tanks
	 $24,000
Supporting tanks
	 $4,000
Ultrasonic and Other
Accessories
	 $12,000
Moving hoist lifter
and conveyor	 $14t000
Main drive system
	 $6,000
Control system including
gauges	 $10,000
Engineering and design
	 $10000
Burden (50%)
	 $40,000
8
DRIER SYSTEM
Tunnel chambers and
conveyor	 $10,000
Nozzle, Heater and fan
control.	 $1.1., 000
Burden (50%)	 $10t000
L ►OADBR AND UNLDADER SYSTEM
Two loaders and one conveyor
unl,oader	 $200000
TOTAL SYSTEM COST	 $171,000
(2) Floor Space
The layout for the prototype system depicted
in Figure C-1 indicates a floor space requirement
of 448.82 ft.
(3) Labor
one operator is sufficient to run the fully
automated texturizing system. It was assumed that
the remaining labor requirements include 0.1
maintenance man, 0.1 Q.C. inspector, and 0.02
production planner.
(4) Utilities and Commodities
It was assumed that chemical consumption rates
are directly proportional to the production
throughput rate. Consequently, each chemical
consumption rate utilized in the high volume
texturi.zing system is related to its corresponding
chemical consumption rate in the actual test
model by the throughput -ratio between the
two systems.
	 9
The electrical power consumption rate of 0,289 Kw ­hr/
minute was estimated on the basis of a thorough design
analysis performed on the texturizing system shown
in figure C-1.
2,	 Junction Formation
a.	 Design For High Volume Production
The spray-on-dopant junction formation system utilized
in the conceptual, high vCtlume production line is a
modified version of Advanced Concepts Model SC100 (ref. 8,
Task 15) with a throughput rate of 1,200 wafers/hour. The
junction formation process is composed of three distinct
process steps. The first process step is spray-on of
n+ and p+ polymer dopants onto the front and back wafer
surfaces, respectively, followed by dopant bake-in. The
second process step is dopant drive-in. A readily obtainable,
conventional rectangular diffusion furnace with a throughput
rate of 1200 wafers per hour is used in this process step.
The only additional required equipment utilized for dopant
drive-in is an automatic loading device for loading wafers
into boats, and then boats into the diffusion furnace.
The th-4 rd process step is excess dopant removal which
involves dipping a wafer carrier emerging from the dopant
drive-in process, into a hydrofluoric acid etching tank. A
three stage cascade
,
rinse and drying procedure completes this
process step.
7 Q
The schematic diagram for the conceptual high volume
junction formation system is presented in Figure C-2. The
s ystematic operation of the spray-on-dopant junction formation
system can be described as follows: (1) wafers are loaded
onto conveyor, (2) n+ polymer dopant is sprayed onto the
front wafer surface, (3) wafers are transported through I--R
oven, (4) wafers are flipped over, and the same procedure
is repeated with P+ polymer dopant sprayed on the back wafer
surface.
b)	 Supporting Data For Format .A.
The process cost estimation for the spray-on-dopant
junction formation task entailed the following cost elements.
(1)
	
Equipment
Equipment cost estimations utilized in the SAMiCS
cost analysis of the spray-on junction formation
process are presented below.
SPRAY-ON SYSTEM
2 spray-on units: 	 $400000
Loader and unloader:
	 $ 50000
Flip over mechanism:
	 $ 21500
Pallet return conveyor:
	 $ 500
Pallets:
	 $	 200
	
Total;	 $48,000
DRIVE-IN SYSTEM
15 RW, 15000C. 5 " x 7" x 30" Brute
	
diffusion furnace:	 $20,000
Loader and unloader:
	 $ 5,000
Quartz boats and tubes	 $	 500
11	
Total.
	 $25,500
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EXCESS DOPANT REMOVAL
HF Tank and Rinse Tank:'
	 $ 4f5OO
Material handling system: 	 $ 2,000
Loader:	 $ 2,000
Drier;	 $ 5100
I
Total:	 $13, 500
(2) Floor Space and Labor
The floor space requirement of 220 sq. ft.
was estimated on the basis of the schematic
diagram presented in Figure C-2, one operator
is sufficient to handle four spray-on-dopant
junction formation systems. The r%--- M& ain-Ing
labor requirements are Identical to the wafer
surface preparation task.
(3) Utilities and Commodities
All utility and commodity requirements presented
in Format A have been obtained directly from
experiment.
The input data utilized for this process cost
computation may be located in the appropriate
Format A of Appendix 11.
3.	 Front Surface Pattern Printing (FSPP)
a)	 Desilan For High Volume Production
Front surface pattern printing is the third
process performed in the CELLCO firm. This process received
detailed analysis in Task 6 of Phase 2 of the Array Automated
13
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Assembly Program (Ref. 8). The conceptual design for the
high volume front surface pattern printing system is depicted
in Figure C-3. The complete system is composed of a printer
and an I. R. drier tunnel. The printing unit is a modified
version of the Fursland Model 33, and has an expected
throughput rate of 3000 wafers per hour. The X.R. drier
tunnel is strictly a conceptual design.
The wafers emerging from the junction formation
process station are transported by a Pick-up arm device to
the printer. The printer prints the front surface grid
pattern design, and then unloads the printed wafers onto
a transfer conveyor. The transfer conveyor is equipped
with a hot gas blower for preliminary ink drying, and
serves to facilitate easy wafer handling between the
wafer loader and the drier tunnel.
b.	 Supporting Data For Format A
The process cost computation for the front
surface pattern printing task entailed the following cost
elements.
(1) Equipment Costs:
PRINTER
Main machine:	 $14000
Loader and Unloader: $ 6000
Total:	 $20000
TUNNEL DRIER
Tunnel chamber and conveyor:
	 $10000
Fans and main driers:	 5000
Heater and control:
	
5000
Total:	 $20000
15
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(2) Floor Seacat
The floor space astimaLion of 360 square
feet was obtained directly frim the layout
drawing.
(3) Labor:
one operator is su g ficiont to operate four
complete printing systems. All remaining
personnel are assumed to be identical to
the wafer surface preparation task.
(4) Materials:
The direct materials needed for this operation
are 
printing 
.4nk. and thinner. The consumption
rates of these materials and their unit price -,a
in terms of 1.978 dollars are;
Ink:
	 4.0 x 10- 5
 gal/wafer
$36.16/gal.
Thinner; 8.67' x 10 -6
 gal/wafer
$45.20/gal
(5) utilities:
The electrical power requirement for each
individual unit is as follows:
Printer
	 0.315kw
Fan motors
	
4.5  hp x 2 = 1 hp
Loader and unloader 0.5 hp x 2 = I hp
Main drive	 2 hp
I.R. heaters	 3 kw x 5 = 15 kw
Total	 18.3 kw
16
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The input data utilized for this pro(^Aoss cost
computation may be located in the appropriate Format A of
Appendix 11.
4.	 Blectroless Nickel Plating (ENIPL)
a)	 Design for High Volume Production
The electroless nickel plating study was performed
in Task 9 of Phase 2 of the Array Automated Assembly
Program (Ref. 8). The schematic diagrarn of the complete
system is shown in Figure C-4.
Initial operation of this process begins wkjen
the wafers are placed into a hydrofluoric acid etchant
tank for 30 seconds and then moved to the gold solution
primer -metal bath for -10W Seconds. Next, the wafers are
transferred by an automatic lifter to the overflow
rinse tank. After repetition of three cycles of this
Process, a total of six wafer carriers are collected alt,
the overflow rinse tank. These six carriers are the,,.
Placed into a carrier basket which automatically transfers
to the eloou troless nickel plating tanks where the wafers
remain for five minutes in each tank. The ' ,wafers are then
automatically transferred to a two stage cascade rinse
system where they reside for ten minutes (five minutes
in each tank,).
The throughput rate for the electroless nickel
plating system is 1800 wafers per hour. The machine '"up"
tine fraction is 0.875 by assuming one hocir per shift of
down time.
Ux
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b. SU,22urting Data For Format A
The process cost computation fot the electroless
nickel plating task entailed the following cost elements.
(1) Egui2anent cost
All plating equipment was designed and
fabricated at Sensor Technology, Inc. 	 The
actual cost of this plating system was
$8,232.32.	 An additional $10,000 must be
added to this figure to include the fully
automatic material handling system,
( 2) Floor Space
Upon taking into consideration operator
working space, the floor space requirement
is 72 sq.	 ft.
(3) Labor
One operator can handle four automated
systems at full capacity.	 The remaining labor
requirements are identical to the wafer surface
preparation task.
(4) Utilities	 and	 Commodities
Direct measurements from experimental test
runs yielded the following material consumption
rates:
a) 49% hydrofluoric acid:
0.5cc/wafer = 15 cc/min. = 0.039 lbs/min.
(sp. gr . of sol. = 1,18)
19
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5.
b) Gold plating solution (premixed commercial
stem)
0.5 cc/wafer - 15 cc/min.
c) Nickel plating solution (premixed commercial
item)
5cc/wafer - 150 cc/min.
4) Nitrogen Gas
10 liters/min. for each rinse tank
Tota1;20 liters/min. = 0.706 cu. ft,/min.
e)	 Vii. I. Water
1.5 gal./min for each rinse tank.
Total 3 gal/min = 0.401 cu. ft./min.
M Electric Power:
3,,12 KW heater unit per tank,
This is used for 30 minutes every
three hours. Therefore, the power
usage factor be qomes 0.1667. Power
consumption per minute is 8.66 watts.
The input data used for this process cost computation may be
located in the appropriate Format A of Appendix II.
I
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5.	 Resist Removal (RESPX-M)
a)	 Design for High Volume Production
A standard wet chemical resist removal method
currently used by Photowatt International, Inc. will be utilized
in the large volume production line of CELLCO with the addition
of an automatic wafer handling system. The schematic diagram
of this system, not including the automatic material handling
-system, is depicted in Figure C-5. The process equipment con
sists of chemical solution tanks, and an automated material
handling system. This resist removal process is described below.
(1)	 Three stage Resist Removal System
Three, 16" x 14 11 x 10 11
 process tanks are filled
with resist removal solution.
After one hour of processing wafers in the
three stage resist removal system, the solution
in the first tank is drained. The solution in the
second tank is transferred to the first tank, and
solution, in the third tank is transferred to the
second tank. Clean resist removal solution is
then supplied to the third tank. In this manner,
the third process tank always contains clean solution
relative to the other two tanks. Each tank can Drocess
up to six wafer carriers which each have a 25 wafer
capacity. An additional 30 seconds per tank must be
alotted for transfer time, which leads to a total
proc;ess time of 2.5 minutes per tank. The throughput
rate for this system is 3600 waxers per hour.
21
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(2) Methanol Rinse Tank
After the wafers undergo resist removal., they
are transferred to a 161 1
 x 14" x 10" methanol rinse
tank. The processing time at the methanol rinse
tank is identical to that of the resist removal
tanks to preserve process continuity.
(3) Three Stage D.I. Rinse Tanks
The final step of this process is a three stage
cascade D.I. water rinse. The processing time
at each of the three tanks is two minutes. An
additional 30 seconds per tank must be slotted
for transfer time. Consequently, the total
processing time per tank is 2.5 minutes.
b.	 supporting Data For Format A
(1) Equipment Cost Factor
The equipment cost of $10,000 for the resist
removal process was estimated directly from current
equipment prices in the commercial market. The
carrier transfer mechanism was estimated to be
$2,000. The useful equipment lifetime is seven
years as recommended by IPEG.
(2) Labor and Floor Space
The floor space requirement of 64 ft 2. was
estimated directly from the schematic diagram
shown in Figure C-5. One operator is sufficient
23
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to operate four complete systems without any
difficulty, provided that an automated material
handling system is included within the resist
removal system. The remaining direct labor
requirements aL,e identical to the wafer surface
preparation task.
(3)	 Commodities and Utilities
All material and utility consumption rates
were estimated on the basis of actual experimental
data.
0 All input data utilized in the process cost
computation of the resist removal process may be
located in the appropriate Format A of Appendix II.
6.	 Laser Trimming Process (LAST)
a) Desiqn for High Volume Production
Figure C-6 shows the major components of a serial
flow laserscribing system. This unit is comprised of 2
loaders, 2 aligners, 3 dual beam lasers, 2 wafer crackers
and a moving surface onto which are mounted, at evenly spaced
intervals, wafer holding chucks. one wafer at a time is re-
moved from its storage container and transferred onto a hold-
ing chuck which carries the wafer through the scribing process.
%,he wafer is moved along by conveyor to the wafer aligner where
the wafer grid lines are 6riented in preparation for scribing.
The wafer is then passed under a dual beam laser whose beams
are aligned and focused so that two parallel sides of a cell
24
tL
C^
._1
a
~^a
au
c ^.
ti
s»
a^
v
ro
s..
n
s»
ara
N
ftl
3
O
hl
h
Q1
N
Q1
C
^r
+r
Fr
qJ
.O
^r
U
N
S»
N
N
nYJ
3
0
f--
U.
r-
rtf
w
N
w
v
ru
s-
a
rn
ti
25
-
Iare simultaneously scribed. The wafer is then moved at a con-
stant speed to the rotator chuck where it is indexed to turn the
wafer 900
 for a square rectangular cell (or 60 0
 for a hexagon).
The wafer is next moved to laser number 2 where a second pair
of parallel sides are scribed. The scribed wafer then moves
along the conveyor to the carousel oonveyor (or the optional
rotator and laser number 3 can be utilized to scribe a hexagon
or utilized during down-time for one of the first two lasers).
The finished wafers are finally off-loaded from
the cracker and loaded back onto the carousel conveyor which
carries them to the wafer scanner where each wafer is examined
for completeness of scribing. Acceptable wafers are returned to
storage containers; defective wafers are diverted to the defective
wafer packer. The empty chucks are transferred to the raturn
conveyor and to the loader to receive the next wafer. The scrap
silicon, meanwhile, is collected and returned to the recycling
station.
The serial flow laserscribing system contains several
qubunits which are utilized for manipulation and transfer of
wafers through the scribing operation. 	 These subunits include:
(1) two wafer loaders, (2) wafer aligner, (3) wafer
cracker, (4) wafer rotator, and finally, (5) wafer distribution
unit.
26
The present state of laser development allows scribing
silicon wafers at speeds up to 4 inches/second, it is ex-
pected that laser output will improve by 4 times in 1986 t so
that scribing speeds of 10 in /sec with a dual beam laser will be
feasible. The wafer throughput will be 2 wafers per second
since the conveyor speed is 10 inches/second and the wafers
are spaced on 5 Inch centers. Wafer yield is 7200 wafers/
hour,
b) Supportinj Data For Format A
The process cost estimation for the Hexagonal
Laserscribing Process entailed the following cost elements.
(2) Equipment Cost Factors
The equipment prices are in terms of 1978 cents,
and are based on the criterion that 15 complete
systems will be manufactured., The subunit costs
are given below:
27
Unit Price Total
Subunit 2!aan!iiy (Thousand Dollars) Thousand Dollars)
Laser 3 30 90
Loader 2 3 6
Aligner 2 3 6
Packer 2 3.5 7
Carousel Conveyor 1 15 15
Rotator 3 2 6
Main Conveyc- 1 40 40
Sensor 1 5 5
Wafer Chuck 40 0.5 20
Total (Thousand Dollars) 195
(3) Labor and Floor Spa, ace
The floor space requirement takes into consideration the
actual floor space utilized by , the entire laserscribing
system, and also an additional three feet of clearance
around the unit for working space. one operator will
operate one unit per shift. The remaining direct
labor requirements are assumed to be identical to
the water surface preoaration task,
(4) Commodities and Utilities
a. Spare Parts
Eight percent o ll the eauipment cost is allocated
for snare parts. This will cover the snare-nart
requirement for the lifetime of the unit, which
is six years.
28
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b. Coolinq Water
7 gallons/minute of cooling water is required for
an input of 8 kw of electrical power. For this
unit, which requires an input of 24 kw of elec-
trical power, the coolant requirement becomes 42
gallons/minute,
c. Blectric Power
The present electrical power conversion efficiency
of lasers is 0.29%. The laser power needed to
scribe at a rate of 10 in./sec. is 32 watts/beam
which implies that an electrical power input of
11.09 kw/beam, is required. since each lasersorib-
ing machine utilizes 6 beams, the power requirement
is 66.54 kw/machine. By assuming that the laser
efficiency will increase to 0.3% by 1986, the re-
quired electrical power input will be 64 kw/machine.
An additional 3 kw of electrical power must be con-
sidered for support electronics, thus bringing the
total power requirement per unit to 67 kw.
7. Solder Flow and Flux Removal (SDFLW)
a. Pesi n for H'i9h Volume Production
A 3600 wafer per hour conceptual solder dipping
and flux removal system was designed for use in
the high volume production line of the CELLCO firm.
The schematic diagram of the conceptual solder dip-
ping and flux removal system is shown in Figure C-7.
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MThe sequential operation of this sy=stem is discussed below:
(1) Flux knolica:ion
A standai:,4 dipping procedure of silicon wafers
into soluble flux is per ,".'ormer'. initlally.
(2) Preheating Silicon TlafeT.^s
Preheating silicon wafers Prior to irmiersion into
the solder bath is highly recommended as a pre-
cautionary measure against thermal shook. 	 The
recommended preheating temnerature is 1,)etween
150 and 200.
(3) Solder Dipping
A zEully 'Loadeud F]Luoroware Teflon PFA, wa f er carrier
is submerged into a solder bath which is maintained
at a temperature of 4750+250P.	 The duration of this
dipping procedure is 5-10 seconds.	 The solder bath
must be an overflow bath in order to achieve steady
solder flow at a uniform temperature.
(4) Plux Cieaning
Since the flux utilized in this orocess is water
soluble, a three stage cascade D.I. wafer rinse will
suffice for flux removal.	 It was found experimentally
that an ultrasonic agitator in conjunction with a D.T.
water rinse will remove flux 1'.'ar more efficiently than
D.I. water alone.	 By considering transfer times, the
processing time is 2.5 minutes at each tank in the
three stage cascade D.I. water rinse system.	 The D.I.
water teemr)eratur-s	 should be	 90 0 ',	 so	 as	 1--o orec. ,.ide	 tl-ie
need fc-r a separate drying (,,ycl.9i,^.,
31
b) Su22orting natty for Format A
The pr000ns cost- estimation 'For the solder flow
and flux removal process entailed the followinq cost elements.
(1) Process Charac-I-eristics
The throut1hput rate for this ) ,)rocess is 60 waf*ers/
minute. The average time. spent at this station is
13.13 minutes, The maolit.ne "up" time rraction is
assumed to be 0.875 by takinq into account one hour
of machine down time per shirt.
(2) f^* uipmont Cost Paotors
The osLimated cost of the convoptunl, hiqh volume
throughput solder flow and flux removal system is
as follows:
Solderinq prooess R	 $ 41000
Throc^ stage casoade rinse: 	 $11,500
Material, Randlinq:	 U-1-0 0.0
Total	 $25r500
(3) Lativr and Ploor
The ostimatod floor space recItU •omont which includes
2.	 )r oian ooerateworkinq snaoo, is 80 ft,	 One opora tt
rau,r units. All romaj^.ninq diroct labor requiremonts
are Idontical to the	 surfac-e ^reparo.(Aon task.
The ohomioal al)(I kllxoo(-, matol'I' al, VollsultintAoll rzltos
aro soalo(l up	 t' roill 1110 vabh)s kl,150t,l
fil 010 oklrront^,  p),"odliotion lino, Tho	 nowol.
votumo
throughput solder flow and flux removal system
has been estimated as follows:
Preheater:	 3 kw
Solder Bath:	 5 kw
Ultrasonic Generator: 	 3 kw
D.I. Water Heater:
	 3 kw
Material Handling:	 1.5 kw
Total	 15.5 kw
'All input data utilized for this process cost
computation may be located in the appropriate
Format A of Appendix 11.
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B. Antireflective Coating (ARCT)
a) Design for High volume production
The LFE system 8000 silicon nitride plasma depositor
shown in Figure C y-8 was selected for use in this AR coating
process sequence.
The LFE System 8000 is composed of a vacuum processing
chamber which contains five separate process zones with the
wafer receiving 20% of its total film in each zone in a
sequential manner. The wafer passes through a vacuum lock at
the entrance of the chamber through an identical vacuum lock
after it has been processed at all five process Locations.
Upon completion of this procedure, a fully coated wafer will
emerge every 120 seconds. This throughput rate will need to
undergo considerable improvement in order to meet the 1986
LS,A program goals. During the course of this study, it was
concluded that the LFE system 8000 could be utilized for large
volume production by simply performing minor equipment modi-
fications.
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The key design modifications which will lead to
an enhanced wafer throughout are discussed below:
(1) The wafer velocity on the process track should
be increased and the positioning control im-
proved. It is imperative that the wafer velocity
on the process track be increased from 2 inches
per second to 3 inches per second. This can be
achieved by redesigning the vibratory subsystem
so that an upper velocity limit is established.
Since each wafer must be accurately positioned in
the process zone in order to obtain the proper
degree of film uniformity, it is necessary to
provide a "stop pin" on the process track. The
stop-pins retreat into the track during wafer
movement and then resurface when the wafer move-
ment ceases. The wafer movement is controlled by
a microprocessor which receives wafer positioning
data from the capacitive sensors which are im-
bedded in the process track. The microprocessor
controls the turn-on of the vibratory mechanism
and the stop-pins in accordance with the particular
timing sequence under consideration and wafer
positioning information.
(2) The wafer transition time through the vacuum locks
should be decreased. The transition time of a
single wafer from the sender to the vacuum lock and
then from the vacuum lock to 'the process chamber
is 30 seconds for the present system. in order to
36
move five wafers through this sequential
transition operation within a 40 second
time period a new design is required. This
new design has a cassette mechanism located
within the entry lock (and also the exit
lock) allowing for a buffer of five wafers
in the "ready" zones, namely, the entry and
exit locks. As each wafer moves into the
look cassette, the cassette will index up
(or down) one notch in preparation for the
next wafer until all five wafers are received
(or dispatched in the case of the exit lock).
By adopting the above mentioned equipment
modifications, a wafer throughput rate of 300 wafers per hour
will be achieved. Despite the fact that this enhanced wafer
throughput rate is still not suitable for the 1986 standard
industry, it is useful to obtain this process cost as a means
of comparing competing A.R. coating methods. Consequently,
the modified LVE System 8000 was utilized in the high volume
production line of the CELLCO firm.
b) Sup]2ortina Data For Format A
The process cost estimation for the anti-reflective
coating process entailed the followinq cost elements.
Equipment
The modifications which will take place are: (1) a
new vibratory con , eyor system, (2) a new buffer
cassette at the entry and exit looks, and (3) a
larger microprocess^)r. The estimated cost O f the
37
dified system will be $14,000 provided that more
an 20 complete units are ordered.
oor Space and Labor
e floor space estimation, including working space
40 ft2
	It is assumed that cne operator can
ndle up to 10 units, since the equipment is fully
tomated and processing control is exercised
clusively through a microprocessor. Other
rect labor requirements are identical -to the
wafer surface preparation task.
(3) Utilities and Commodities
Utilities: Since the deposition rate will r6main
unchanged, the power increase will
be due exclusively to the wafer hand-
ling unit. It was estimated that
the total electric power consumption
rate will increase by 25%. The power
requirement of the modified equipment
will therefore be 10.29kw.
Materials: Since the gas consumption rate is con-
tingent upon the film deposition rate,
the gas consumption rate will remain
identical to that of the current
module
All input data utilized for this process cost
computation may be located in '.,,he a ppropriate Format A of
Appendix Il.
38
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9. Cell Testinq (CELTEST)
a) Design for High Volume Production
The conceptual automated solar cell testing system shown
in Figure C-9 was designed. This solar cell testing system is
able to test and group 3600 solar cells per hour. The sub-
units which comprise this system aro, ,-; described below:
(1) Cell Loader
Five cassettes which contain 25 solar cell
each, are loaded onto solai cell feeders.
one solar cell from each cassette is simul-
taneously loaded onto one of five pneumatic
conveyors. The time for simultaneously
loading 5 solar cells is 5 seconds. Therefore,
the throughput rate for this process step is
1 solar cell per second.
(2) Light over
One, 650 watt Xenon light tower is located at
each of the 5 conveyor tracks. Each light
tower is equipped with a suitable reflector
and power regulator for maintaining uniform
Light intensity. A stopping mechanism will
halt the motion of the conveyor for 5 seconds
when the solar cells arrive at the light towers,
so that electrical performance tests may he
performed.
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(3) Probing Mechanism and Data .Acquisition
When a solar cell stops at the light towers
a probing mechanism will make contact with it.
Electrical performance data is subsequently
recorded in the microprocessor unit through
electronic simulator sampler circuits. The
microprocessor will analyze and store this
data, as well as compute the maximum power
point. It also exercises control over the
stopping mechanism in the grouping station,
(4) Grouping Station
Incoming solar cells will stop at one of
five stopping stations on the basis of input
data supplied by the microprocessor. A cross
pneumatic conveyor will then activate solar
cell motion in the transverse direction, until
the solar cell arrives at the storage area.
(5) Cell Unloader
Five cassettes are loaded with grouped solar
cells at this station. The loaded cassettes
are then transported to the module fabrication
station. Rejected solar cells are stored at a
separate storage area.
b) Supportin!a Data For Format A
The process cost estimation for the cell testing
process entailed the following cost elements:
41
(1) EgU12me, rat
The estimated cost of each machine element is
as follows:
Loader:
Conveyors:	 $
 11000
Light Tower and 2 Probes: 	 $18,500
Grouping Station:
	 $ 81000
Unloader	 $ 2,500
Data Acquisition:
	 $15,000
Total	 $47,500
(2) Floor S2ace and Labor
Floor space, including work space, was estimated
to be 70 ft 2. one operator is sufficient to
operate four units. The remaining direct labor
requirements are identical to the wafer surface
preparation task.
(3) Utilities and Commodities
The electrical power requirement for this process
was estimated as 8.25 kw. There are no commodity
requirements.
The input data utilized for this process cost
computation may be located in the appropriate Format A of
Appendix II.
42
PRICE COMPUTATION
The price of a solar cell was determined after all the
data required for each Format A was compiled. The coet -,om-
putation proceeded in accordance with the procedure outlined
for the process worksheet and company worksheet described in
reference( 3 ). Additional expense item information, which was
not included in the cost account catalog in Reforence(7), was
found in currently available market price literature.
The total cost incurred at each solar cell process step
was manually calculated and can be found in Table 1, The
cost for each process was further subdivided into independent
elements which consist of the cost in terms of 1975 cents per
peak watt for space, labor, materials and utilities.
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DISCUSSION OF RESULTS
The total added value for CELLCO is 19.8 cents per peak
watt in 1975 cones. This ir,, %lue is slightly higher than the
Plkd5) price goal of 18.3 c-,?ents per peak watt. As shown in
Table 1, metallization (11,'Aep C-4) and AR coating (Step C-8)
processes claim a disproportionate share of the total cost
for CELLCO.
The major shortcoming of the current electroless nickel
plating metallization process is its use of costly materials.
This process sequence requiros the use of front surface re-
sist pattern printing (Step C-3), electroless nickel plating
'step C-4), resist removal (Step C-5) and solder flow (Step
C-7), which adds up to 9.885 cents per peak watt or more than
50% of the cell processing cost. A process sequence that
utilizes, for example, a low-cost printed metallization pattern
would eliminate the resist application and resist removal steps
and would reduce direct material costs. A lower cost con-
ducting material to replace solder would significantly reduce
the cost of Step C-7.
It is highly recommended that future efforts be directed
toward these areas to reduce the costs of the metallization
process sequence.
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,Xhe major shortcomings of the silicon nitride plasma
deposition AR coating process resides in its high equipment
cost. One candidate procedure exhibiting high potential for
success in this task is spray-on AR coating. An in-depth
study of the application of .low-cast spray-on AR coating
techniques to polysilicon solar calls is recommended.
CONCLUSIONS AND RE-COMMENDATIONS
It can be concluded from a detailk ,,", SAMICS analysis
that the solar cell process costs are in i,,ne with the 1986
LSA cost goals.
A significant reduction in the overall solar cell fab-
rication cost can be achieved by reducing the metallization
and antireflective coating costs. Recommended procedures
for reducing the cost of these two procedures are printed
metallization and spray-on antireflective coating, respeo-
tively.
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SOLAR ARRAY MANUFACTURING INDUSTRY COSTING STANDARDS
 4
FORMAT C
n
INDUSTRY DESCRIPTION
s	 SRI PROPULSION LARORATOOM
w	 C.UI«W /u►i►rm of 7*44460y
4100 Oak Gnre Dr. /'/►I ~, C40. 9110)
C1 Industry Referent SAMICS	 86
C2 Description (Optional) 1986 Standard Industry
INDUSTRY OBJECTIVE
C3 Industry Result Lower Cast Polysilicon Solar Cells
C4 Quantity Produced" 530.4	 Megawatts per year
DESCRIPTION OF THE FINAL PRODUCT OF THE INDUSTRY
CS Reference PV CELL _	 Name Photovoltaic Cell
C6 Production is Measured in 278 million cells per year.
C7 Hardware Performance 0.636 watts per cell 	 (C4 per CW
C8 Product Design Description (Optional)	 Polysilicon solar cells with a minimum
cell area of 51.3 cm  producing 0.636 watts at 100 mw/cm2
F
280C insolatiov,
MAKERS OF THE FINAL PRODUCT OF THE INDUSTRY
C9 Company Reference CELLCO*	 Market Share 33.3$
Company Reference	 Market Share
Company Reference	 _	 _	 Market Share
*Th(e remaining companies are smaller than CELLCO and are not
listed.
Prepare by	 Date
JPL 3039— S 11/7750
PRECEDING PAGE BLANK NOT FILMEDsr	 ,
APPENDIX zz
COMPANY DESCRIPTION, FORMAT H
AND
PROCESS DESCRIPTION, FORP'IAT A
FOR
CELLCO FIRM
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SOLAR ARRAY MANUFACTURING INDUSTRY COSTING STANDARDS
FORMAT 8
n
8 COMPANY DESCRIPTION
OT rROrur.arorr t,AnoKnTOI&T
C:rlalarnl+ lntdlntr of Trrbnpin^^
480 O+k G'rar♦ Dr. / Pdtodraa. CAW 91 101
81 Company Referent	 CELLC O —
B2 Description (Optional) .. Stand	 x	 W tP	 t ^To — ; 1 C MP
	 ^.
83 Product Produced?
B4 Process 'CRLTFST
86 Intermediate Product
Process ARCT
Intermediate Product	 ^_,,SDC
Process M. SDFLW
I^Intermediate Product	 XC
,....
Process HRXLS
Intermediate Product	 CLNC
"Process RESRRM
Intermediate Product	 NT
-
PI LC II
Process ELNIPL
Intermediate Product	 F .`'aPPW .
Process FSP1?
Intermediate Product	 ^7 Clt^'W
Process JUNCF
Intermediate Product	 SQ,RP.R411
Process F^FSURPR
Intermediate Product
Process
Intermediate Product
Process
Intermediate Product
	
_
Process
86 Purchased rroduct _ 	 1)WA,	 EFL,,,
B7 Supplier Company Reference	 WAFFRCU _ Percent Supplied—
Supplier Company Reference Percent Supplied.
Prepared by
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SOLAR ARRAY MANUFACTURING INDUSTRY COSTING STANDARDS
FORMAT A
8	 PROCESS DESCRIPTION
JUT PKOPMRION e<AMO RATOKY
CrlilorRld 11011101 110410^+^^ 	of rrth«alodx	 Note: Names given In brackets I )
40M) Oak G'roI s nr / Pa,odra-v Colo1 91101
	
	 are the names of process attributes
requested by the SAMICS III
r^
computer program.
Al	 Prows ( Referent)
a WafgjrA7	 (Descriptive Name] 	 1,
PART 1 -- PRODUCT DESCRIPTION
A3 [Product Referent) T _ S SI.PRVJ^'._
A4 Descriptive Name(Product Name) T,x.urized and 	 r ace Cleaned Wafer
A5	 Unit Of Measure [Product Units)	 Wa_fP1"
PART 2 — PROCESS CHARACTERISTICS
A6 loutput Rate) (Not Thruput) 	 q9	 5 Units (given on line A5) Per Operating Minute
A7 Average Time at Station	 96 Calendar Minutes (Used only to compute
(Processing Time) In-process inventory)
AB Machine "Up" Time Fraction
	 __—_
 a- 87 r- Operating Minutes Per Minute
(Usage Fraction)
PART 3 — EQUIPMENT COST FACTORS [Machine Description)
A9 Component ( Referent) PROTNK	 DRTUN	 WFHDMC
A9a Component ( Descriptive Name) (Optional) Process	 Drier	 Wafer
^Tank s 	unne 	 Handling
A10 Base Year For Egwwpment Prices (Price Year] 1978	 1978	 ..	 _.	 713
All Purchase Price ($ Per Component) (Purchase Cost) $12 0 1 0 0 0	 $31,000 	 $20 ,000
Al2 Anticipated Useful Life (Years) [Useful Life] 7	 7	 7
A13 (Salvage Value) ($ Per Component) $10 1 0 0 0	 $3,000 	 $1,000
A14 (Removal and Installation Cost] ($/Gomponent) __Onq w ^2 00 0 	 $500
Note: The SAMICS III computer program also prompts for the (payment float interval), the {inflation rate table), the
(equipment tax depreciation method) , and the (equipment book depreciation method) , In the LSA SAMICS context,
use 0,0, (1975, 4:0), DID B, and SL.
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SOLAR ARRAY MAN I)FACTORING Ol1STRY COSTING STANDARDS
FORMAT A
}	 PROCESS DESCRIPTION
arx PAOPt I SION l AliOR a'TOX
pi"diforvid Note Names given In brackets(
 lharttritr ..t 1 r, hp ,lads
ON) NA fs"N t Pf / F444-0 . str , 91 yq are the names of process attributes
requested by the SAMICS III
computer program,
Al	 Pro" (Referent)
A2 (Descriptive Name) Juncti on Formation by Spray-On Dopant
Process Method
PART 1 — PRODUCT DESCRIPTION
A3	 IProduct Referent] ..^ .. ^7ii)`%k'W
A4 Descriptive Name [Product Name) T Wafer 	 with	 j unc tion formation
and back surface field
AS	 Unit Of Measure [Product Units] 	 Wafer
PART 2 — PROCESS CHARACTERISTICS
AS (output Rate) (Not Thruput) 	 19. 9 Units (given on line AS) Per Operating Minute
A7 Average Time a, Station	 . _
	
107 _
_ _	 Calendar Minutes (Used only to compute
(Procetsing Time) in•processinventory)
A8 Machine "Up" Time Fraction
	
0 * 8 7 5 Operating Minutes Per Minute
(Usage Fraction)
PART 3 — EOUIPMENT COST FACTORS (Machine Description)
A9 Component f Referent] .w aSPRMC DRFURN	 ETCHMC .
Age Component (Descriptive Name) (Optional) S2raan: _ Dopant	 Excess
lystem
—
Dr ive--in 	Dopant
A10 Base Year For Equipment Prices (Price Year)
_
	
197 8 1978	 1978
All Purchase Price ($ Per Component) (Purchase Cost) 8	
_d.	 ...,_ __ 25500	 13 50 0
Al2 Anticipated Useful Life (Years) [Useful Life]
A13 (Salvage Value) ($ Per Component) _5000 .a _
 
2500	 --ID
 0 0
A14 (Removal and Installation Cost) Wcomponent) 1 f1^lQ ^_ ..._. .,, a	 5.10_
	
^	 2Q 0 _ ^._ ..
Note: The SAMICS III comwitin program also prompts for the (payment float interval], the (inflation rate table) , the
(equipment tax depreciation rnethod), and the )equipment book depreciation method) . In the LSA SAMICS context,
use 0.0, (1975, 4.0), 008, and St.. 55
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l
SOLAR ARRAY MANUFACTURING INDUSTRY COSTING STOMARDS
FORMAT A.
n
8	 PROCESS DESCRIPTION
T%T PaoPtI LVION LANORATOav
CalilbrNit f«nnr,rr of Tr¢bn0104Y	 Now Names given In brackets [
4000 0.4 li ra" nr / PAudrha. CAW 91 WI	 are the names of process attributes
requested by the SAMICS III
computer program,
All	 Process (Referent]— FSPP
!i
A2	 (Descriptive Name) FRONT SURFACE PATTERN PRINTING^...
PART 1 — PRODUCT DESCRIPTION
i	 FSPPWA3	 (Product Referent)
A4 Descriptive Name ( Product Name] Front: Surface Printed Wafer
AS	 Unit Of Measure (Product Units)	 Wafer
PART 3 — PROCESS CHARACTERISTICS
°tee
A6	 (Output Rate) (Not Thruput)
A7	 Averre Time at Station
JPvc,cessing Time]
A8	 Machine "Up" Time Fraction
(Usage Fraction]
PART 3 — EQUIPMENT COST FACTO
A9	 Component [Referent)
	
49 .8 
	 Units (given on line A5) Per Operating Minute
16	 Calendar Minutes (Used only to compute
In•processinventory)
	
0.875	 Operating Minutes Per Minute
RS [.Machine Description)
Printer
	
prier
i
I
I
Aga Component (Descriptive Name) (Optional)
A10 Ban Year For Equipment Prices (Price Year]
	
1 97 8
All Purchase Price (S Per Component) (Purchase Cost] _ 20,000
Al2	 Anticipated Useful Life (Years) [Useful Life] 	 7
A13 (Salvage Value) ($ Per Component)	 2,-00 0
A14	 and Installation Cost) ($/Component)
	
_
	
200
1978
3. 000
1,500
Note. The SAMICS III computer program also prompts for the [payment float interval), the [inflation rate table], the
(equipment tax depreciation method] , and the (equipment book depreciation method] . In the LSA SAM ICS context,
use 0.0, (1975, 4.0), DDB, and SL..
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a
SOLAR ARRAY MANUFACTURING INDUSTRY COSTING STANDARDS
FORMAT A
1111
IP	
PRMESS DESCRIPTION
Jet 11ROPtILSION LA1101KATORY
Cdslor"i4 Isoamote al	 Note: Names given In brackets t I
48nO Oak ter000 tie / rawde4a f,oiu 91 , 3	 are the names 4f wo.,va attributes
requested by the SAMICS III
computer program,
Al	 Proceu ( Referent) __EC^[LIPL
A2 (Descriptive Name] _ Electroless Nickel Plating.
PART I — PRODIJICT DESCRIPTION
A3	 (Product Referent) NIPLC
A4 Descriptive Name (Product Name) Nickel _g)&Le" 11
AS
	
Unit Of Measure (Product Units] 	 Cell
PART 2 — PROCESS CHARACTERISTICS
A6 [output Rorl (Not Thruput)	 29, 82 Units (given on lir;i AS) Per Operating Minute
A7 Average Time A Station
	
20 Calendar Minutes (Used only to compute
(Processing Time) In-process inventory)
A8 Machine "Up" Time Fraction	 Q - 875 Operating Minutes Per Minute
(Usage Fraction)
PART 3 — EQUIPMENT COST FACTORS (Machine Description)
A9 Component (Referent) NIPLTK 	 MTLHNDL
Age Component [Descriptive Name] (Optional) Nickel	 ProgramablePlat-, nT	 Material— HandIing
S -S^tem	 —system—y
A10 Base Year For EqWpment Prices [Price Year] 1978	 1978
All Purchase Price ($ Per Component) [Purchase Cost] 8232	 10,000
Al2 Anticipated Useful Life (Years) [Useful Life] 7	 7
A13 [Salvage Value] ($ Per Component) 800	 11000
A14 (Removal and Installation Cost] ($/Component) 900
Note; The SAM ICS III computer prcKjram also prompts for the [payment float intervall, the [inflation rate table!, the
(equipment tax depreciation methtxi I 	 and the [equipment book depreciation method] 	 In the LSA SAM ICS context,
use 0.0, (1975, 4.0), DDB, and SL
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	 P7/78
Format A: Process Description (Continued)
A16 Process Refarent (From Pape 1 line Al)	 Z LN I P L
PART 4 —• DIRECT REQUIREMENTS PER MACHINE (Facilities) OR PER MACHINE "PER SHIFT (Personnel)
(Facilities and Personnel Requirements)
A16 A19 A17
Wolop Number Amount Required
(t;xpense Item Per Machine ( Per Shift) Units Requirement [inscription
Referent] (Amount per Machine)
A 2064 D 72 sS.  Factor	 S ace
^"ti ^— rsn.a
	 ,
_
	 ,,..
Chemical aerator Tl
B"3720 5 . xn: odor
B 7; Ci 0.03
^ M
5688 
 0.02 ^^	 ^^ ;^".^.' Electroniq Main
B B 0.01
PART 5 — DIRECT REQUIREMENTS PER MACHINE PER MINUTE
(Byproduct Outputs) and (Utilities and CommoditiesRequirements)
A20 A22 A23 A21
Catalog Number Amount Required
(Expenstt Item Per Machine Per Minute Units Requirement Description
Referent) (Amount per Cycle)
Fi,.1328 D	 . _. _._..0-039 	 Ani rl
ET 1007 D	 0.015	 11ter 	 ion-
ET 1008 D	 0. 1 50	 _ Li ter,
F. 1416 D	 0-106	 C11- ft -
C 1032 H	 .KSnt.T4-r 	 PI P Ct ri cii4z
..^ .117 6 D	 171-1110  	 Ce l I
PART 6 INTRA•INDUSTRY PRODUCT(S) REQUIRED (Required Products)
A24	 A26
(Product
	 Usable Output Per
Reference)	 Unit of Input Product
A2'7	 A25
Units
	 Product Name
	
FSPPW
	 0,994
	
Cell/ Wafer	 Front Surface Pat,/	 m	 Print water
	
Prepared by	
_R _	 .^,^..,.	 ., ., ^..—	 Oats.
REVERSE SIDE JPL 3037-S 87/78
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SOLAR ARRAY MANUFACTURING INDUSTRY COSTING STANDARDS
FORMAT A
n
PROCESS DESCRIPTION
JXT r1k011 t%S10N LAMORATORV
^01110"4 110#11IN10 of re,A1101147	 Note,.	 Nimes given In brackets
4H" 0-ok GWO of 1AV440w. C6111 911" 1 	 are the names	 of process attributes
requested	 by	 the	 SAMICS	 III
computer program.
RE SREM
Al Procto (Referent)
A2 THICK RESIST REMOVAL BY WET CHEMICAL METHOD(Descriptive Name]
PART I — PRODUCT DESCRIPTION
A3 (Product Referent)	 CLNC
A4 Descriptive Name [Product Name) 	 Cleaned Photovoltaic Cell
Afi Unit Of Measure (Product Units]	 Cell
PART 2 — PROCESS CHARACTERISTICS
A6 (Output Rate) (Not Thruput) _ 	 60	 Units (given on line A6) Per Operating Minute
A7 Average Time at Station	 17 . 5	 Calendar Minutes (Used only to compute(Processing Time)
	 In-process Inventory)
A8 0.875Machine "Up" Time Fraction --- -- — ---- 	 Operating Minutes Per Minute(Usage Fraction]
PART 3 — EQUIP►;ENT COST FACTORS (Machine Description)
STRIPTANK
	 HoistA9 Component [Referent)
Stripper	 LifterAga Component (Descriptive Name) (Optional)
T_Ank_3-yAtQm	 __jgZjbasket
A110 Ban Year For Equipment Prices (Price Year)
All Purchase Price ($ Per Component) (Purchase Cost)
	
21,000
Al2 Anticipated Useful Life (Years) [Useful Life]
A13 1	 5(Salvage Value) ($ Per Component) 	 ,00()	 00
A14 (Removal and Installation Custj ($!Componenfli
	
1	 000	 5 0 0
Note. The SAM ICS III computer pr(xjram also prompts for the [pivnent
	 ow,!ivill, thu iinflatjon rite tablel, the
(equipment tax depreciation methwil 	 and the (equipment hook depreciation method). In the LSA SAMICS context,
use 0.0, (1975, 4.0), DDS, and SL
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Format A: Process Description (Continued)
A15	 Process Referent (From Page 1 line Al l RBSREM
PART 4 -- DIRECT REQUIREMENTS PER MACHINE (Facilities) OR PER MACHINE PER SHIFT (Personnel)
[Facilities and Personnel Requirements(
A16	 A18 A19 A17
Catalog Number
	
Amount Required
(Expense Item	 Per Machine (Per Shift) Units Requirement Description
Referent]	 (Amount per Machine)
A 2064 D	 64 Sq. ft, P'loor Space	 (Type A)
B Jb7Z-D	 0.25 Prsn.a yr: Chemi cal OperatoP 117
B 3736 D	
._,	
_ 0.05
''	
o	 n
 tot (n—r—r2e Q
B 3688 D
	 0.02 Mant-ri c M:ai nt-enanrA 
3256  B^	 0.01 ^^^	 a	 ^^
PART 6 - DIRECT REQUIREMENTS PER MACHINE PER MINUTE
(Byproduct Outputs] and (Utilities and Commodities Requirements)
A20	 A22 A23 A21
Catalog Number	 Amount Required
(Expense Item	 Per Machine Per Minute Units Requirement Description
Referent)	 (Amount per Cycle]
T 1 n0cm
	
0,210 _
,F,T 1002D
	
_.	 0,084
C 1144 D	 ,0,4813
1 /min -
1	 mi n _
C11_ ft 	 /mir._
qtr in Gcsl tit y:13c^
MP_f-hanf^L
D.T-wat'p,r
C 2032 D	 0.0138
C Jul-a— ._. 0 , 2 064
D 1048 B	 3. 613
Cil_ ft- _/min_
t{w'.hr. /mill.
 Clean Cnmp Air_
R1Pr.J-r ir.i ^3t
P	 i 1
	 t: a	 t-	 rn	 1	 ri ma a	 _
_
D 1064 D	 0,030
„Sa,1,,,,/-m n_
.faI I /Mi In Ra^PC ec3_Ce1I
PART 6 - INTRA•INDUSTRY PRODUCT(S) REQUIRED [Required Products]
A24 A26 A27 A25
(Product Usable Output Per
Reference) Unit of input Product Units Product Name
NIPLC 0.9995 Cell	 /	 Cell Cleaned cell
Prepared by
i
Date
3
f
J
REVERSE SIDE
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ORIGINAL PAGE X
-
nr P,r nR QITATJTq V
SOLA R ARRAY MANUFACTURING INDUSTRY COSTING STANDARDS
FORMA' A
Q .	 PROCESS DESCRIPTION
saT raort 't,a'oer LABORATORY	 Nate, Names given In brackets (Cwlrlornh Isisolwo of Toehnolexr
466 flak Prat t I?r. J Ntradraa. 04111 9111"	 are the names of process attributes
requested by the SAMICS III
computer program.
Al	 Process (Referent)	 LAST
A2 (Descriptive Name] Lase Trimming Operation
PART 1 — PRODUCT DESCRIPTION
A3	 ( Product Referent] TCLLL
A4	 Descriptive Name (Product Name] Trimmed Cel l
AS	 Unit Of Measure (Product Units] . _ 	 —
PART 2 -- PROCESS CHARACTERISTICS
AS	 (Output Rate] (Not Thruput)	 119.4	 Units (given on line AS) Per Operating Minute
A7	 Average Time at Station 	 .. 0.317	 _ . Calen.iar Minutes (Used only to compute
(Processing Time)	 in•pracess inventory)
A8	 Machine "Up" Time Fraction	 a'	 Operating Minutes Per Minute
(Usage Fraction)
PART 3 EQUIPMENT COST FACTORS [Machine Description)
A9 Component [Referent]	 LT $=R RT P,_
Aga Component [Descriptive Name] (Optional)
A10 Base Year For Equipment Prices [Price Year]	 1986 
All	 Purchase Price ($ Per Component) [Purchase Cost] 52 !^ _..000_..,...
Al2	 Anticipated Useful Life (nears) [Useful Life]	 6	 q;
A ,' 1givape Value] ($ Per Component)	 7 8. 000
A14	 iijomoval and Installation Cost) ($/Component)	 ».	 5, 600
 w
I
i
Note. The SAMICS III computer program also prompts for the (payment float interval] , the (inflation rate table] , the
[equipment tax depreciation method] , and the (equipment Gook depreciation method) , In the LSA SAM ICS context,
use 0,0, 0876, 4,0), DDB, and SL,
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Forma A: Process Description (Continued)
A15	 Process Referent (From Page 1 Line All L.A6 r
PART 4 -- DIRECT REQUIREMENTS PER MACHINE (Facilities) OR PER MACHINE PER SHIFT (Personnel)
(Facilities and Personnel Requirements)
A16 A18 A19 Ail
Catalog Number Amount Required
(Expense Item Pei, Machine (Per Shift) Units Requirement Description
Referent) (Amount per Machine)
2064 U 250 sq,. ft. >iactory Space
MacRine Operators
B 3720 D 0.1 Prain. -yr. Inspector	 (Q.0 )
B 3736 D 0.06 Prsn.	 yr. Mat.ntennance
B 3688 D 0.04 Prsn -yr. Electronics Main.
B 3256 B 0.02 Prsn.-Yr. Production Planner
PART 5 — DIRECT REQUIREMENTS PER MACHINE PER MINUTE
(Byproduct Outputs) and [Utilities and Commodities Requirements)
A20 A22 A23 A21
Catalog Number Amount Required
(Expense Item Per Machine Per Minute Units Requirement Description
Ra	 n ) [Amount per Cycle)
.,.F. 18na _.DT 0.0 079 Hadar/m4n- gpaarp part;-
r 1 n 1 f R 6-5 
	
_
iiA /mi in
__fa.C.]. i ng wr
	 r	 .
1na9 R 1-119 Kw— r,Lmin- Elonttrin power
D 1176 n V, - h n OQ 7 1,/min. .' eS,- ed Ce 1 1
PART 6 — INTRA•INDUSTRY PRODUCT(S) REQUIRED (Required Products)
A24 A26
[Product Usable Output Per
Reference] Unit of Input Product
CLNC 0.995
A27
	
A25
Units	 Product Name
Celli Cells	 Cleaned cells
r
Prepared by
	 Date
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SOLAR ARRAY MANUFACTURING INDUSTRY COSTING STANDARDS
FORMAT A
n
o 	 PROCESS DESCRIPTION
rcdslor*4
jwT radrr" t.nro^r uASORATORY
	
	 Note: Names given In brackets
 h101*10 oP T0cAti016er
400 004 Grote Or / Puadr1m, CAN 91101	 are the names of process attributes
reqqested by the SAMICS III
computer program,
Al	 Procass ( Referent)	 Si?FLOW
A2 (Descriptive Name) gQT.DPR CQATTN , AND FLUX REMOVAL—
PART / -- PRODUCT DESCRIPTION
A3	 ( Product Referent] _- .-01 D('
A4	 Descriptive Name IProduct Name). &)1 dP_r Coa t .,1^^1
AS	 Unit Of Measure [Product Units]
	
rP 1 1
PART 2 -- PROCESS CHARACTERISTICS
A6 (Output Rate) (Not Thruput)	 59.8 8 Units (given on line AS) Per Operating Minute
A7 Average Time at Station 	 13. 333 Calendar Minutes (Used only to compute
[Processing Tiime) in-process inven mory)
A8 Machine "Up" Time Fraction
	
0. 875 Operating Minutes Per Minute
(Usage Fraction)
PART 3 — EQUIPMENT COST FACTORS (Machine Description)
A9 Component ( Referent) SDMC FLCLMC MATHNOL
Aga Component (Descriptive Namo) (Optionai.) SOLDER FLUX MATERIAL
Coat nq Cleaning Hand ling
Machine. machine- ., ^LriG^h f ne
A10 Base Year For Equipment Prices [Price Year] x 0 00	 — 11,500 5,0 00
All Purchase Price ($ Per Component) (Purchase Cost) 1 978   	 — 1978 1978
Al2 Antkipated Useful life (Years) (Useful Life) _ 7 7 7
A13 (Salvage Value) ($ Per Component) 1,800 2,000 1 ,000 
A14 (Removat and Installation Cost! (S/Component) 3Q0-- —	 0--^
Note: The SAM",CS III computer program also prompts for the (payment float interval] , the (inflation rate table) , the
[equipment tax depreciation method) , and the (equipm' `tt book depreciation method) , In the LSA SAM ICS context,
use 0.0, (1975, 4A), DDB, and SL.
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Format At Process Description (Continued)
A16	 Process Referent (From Page 1 Line All SD FLOW
PART 4 — DIRECT REQUIREMENTS PER MACHINE (Facilities) OR PER MACHINE PER SHIFT (Personnel)
(Facilities and Personnel Requirements) ,;
A16
	
A18 A19 A17
Catalog Number	 Amount Required
(Expense Item	 Per Machine (Per Shift) Units Requirement Description
Referent)
	
(Amount per Machine)
A 20 64 n	 An &n _ Ft_
_F	 _nrjj Arc? (T,yzaA)
B 3672 D
	
0.25
H	 37.20	 D	 0.05
p1'.-;n.	 )jr.j
pr sn. a ir-
. Chemi nal	 Qperat-nrr TT
Inspec tor
R	 '17'16
	
D	 0„03 of	 "	 to ,gnir-al	 Mainf-ananr_a
R 3688 D	 0 02 if	 if',1 F,l pt-t, ri cal	 Maint--enance
R 325f nL Prodlicti on Planner
PART 5 — DIRECT REQUIREMENTS PER MACHINE PER MINUTE
(Byproduct Outputs) and (Utilities and Commodities Requirements)
A20	 A22 A23 A21
Catalog Number	 Amount Required
(Expense item	 Per Machine Per Minute Units Requirement Description
Aeferent)	 (Amount per Cycle)
ET	 010 D	 ^ . S n L	 3 Gaijma.n. Solder Flux
ET 311 D	 0.096 lbs min . 60/40	 Solder
C 1144 D ^1.069 Cu.9tr. D.Z. water
C 332 B	 ^ '.25
D1048 R	 A-0
D	 1176	 n	 () - 12.
Kw.hr m n.
~ra1,Lmi ri.
rell /-mf.11.^^ _.C,
Electricity
Pol l
 
Ilf-pa wat-pr
Reje cted ce ll
PART 6 — INTRA{INDUSTRY PRODUCT(S) REQUiRtD (Required Products)
	A24	 A26
	
A27	 A25
(Product	 Usable Output Per
Reference)	 UnIt of Input Product	 Units
	
Product Name
TCELL	 0.998	 Cell,	 Cell	 Trimmed, Cell
	Prepared by	 Date
RSVERSESIDE JPi, 3037-8 87/78
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7SOLAR ARRAY MANUFACTURING INDUSTRY COSTING STANDARDS
FORMAT A
n
PROCESS DESCRIPTION
719T 4 1 RO1't 1 LSI0N LA1101tAT0*V
C-411jor"j.0 1011sioss 01,rch"didgN
480o 0,04 Cro4o Dr / PA;.1de#14 CAW 91101
Note- Nerves given to brackets ( I
are the names of process attributes
requested by the SAMICS III
computer program.
Al	 Peacess .(HeferentlARCT
A2 (Dwelptive Name)	 silicon Nitride Anti — Reflection Coating
PART I — PRODUCT DESCRIPTION
A3 (Product Referent) ... ARCIC----
A4	 Descriptive Name (Product Name]	 AR COATBD
AS Unit Of Me*Ure (Product Units}
PART 2 — PROCESS CHARACTERISTICS
4.98A6 (output Rate) (Not Thruput) Units (given on line A5) Per Operating Minute
.20
A 7 Average Time at Station Calendar Minutes (Used only to compute
[Processing Time)
	
.8)5 In•process Inventory)AB Machine "Up" Time Fraction	 — Operating Minutes Per Minute
(Usage Fraction)
PARY 3 — EQUIPMENT COST FACTORS (Machine Description)
L F FISA9 Component (Referent)
A9& Component [Descriptive Name) (Optional) LFE 8000
A10 Base Year For Equipment PricesPrices (Price Year) 	 --
All Purdliase Price ($ Per Component) (Purchase Cost) '14  , 1)00
Al2 Anticipated Useful Life (Years) (Useful Life]
A13 (Salvage Value) ($ Per Component) 10 1000
A14 [Removal and Installatiov Custj ($,'Compor-,it)
Note;: The SAMICS III computer prexjrcim also prompts for the Wayment tlddt intutvall , the (infidtion NW table) , the
(equipment tax depreciation methcAl, and the (equipment hook depreciatiun methud), In the LSA SAM ICS context,
use 0.0, (1975, 4.0), DOB, and SL.
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Format A: Process Description (Continued)
A15	 Process Referent ( From Page 1 Line A1)	 ABCT
PART 4 — DIRECT REQUIREMENTS PER MACHINE (Facilities) OR PER MACHINE PER SHIFT ( Personnel)
[Facilities and Personnel Requirements,,)
A16	 A18	 A19 A17
Catalog Number	 Amount Required
[Expense Item	 Per Machine (Per Shift)
	
Units Requirement Description
Referent)	 (Amount per Machine)
A 2064 D
	 _	 40 _ _	 Sa. ft:. Factory Spare (m^.A)
B 3704 D	
.Ergo, yr., _ _ S?per nr
B 2 736 D	 0	
_Fs sn vr.
B 3256 B
	
Q05
Ma intpnAntp. MeCh T
2rnri tiction Planner_	 r:~n 	 v_r_
8 3720 A
	 00..__.	 Prsn y>n^fi es+•r
PARTI6 -- DIRECT REQUIREMENTS PER MACHINE PER MINUTE
(Byproduct Outputs) and [Utilities and Commodities Requirements]
A26	 A22	 A23 A21
Catalog Number	 Amount Required
A	 [Expense Item	 Per Machine Per Minute	 Units Requirement Description
Referent)	 [Amount per Cvcle)
C 1037 E	 .1715	 Kw.hrs./min. Electric Power
Cu-ft/min. 1. a^ silanejar^on
Cell
	
n. ^ected cell
PART 6 — IN'TRA-INDUSTRY PRODUCTIS) REQUIRED [Required Products)
	
A24
	 A26	 A27	 A25
(Product	 Usable Output Per
Reference)	 Unit of Input Product	 Units
	
Product Name
SDC
	 0.996
	 Ce11
	 Cell Solder dipped cell
	Prepared by	
_	 „.	 _ _	 _. 	 Date
REVERSE SIDE JPL 3937-S R 7178
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SOLAR ARRAY MANUFACTURING INDUSTRY COSTING STANDARDS
FORMAT A
n
PROCESS DESCRIPTION
UT PROPULSION LA15011tATORY	 Note: Names given In bracketsCAlornk (91101R10 4 Tr .ho d"g)
JNnr) 0-1h Grown Dr l X-Jens Cal"' ^+^ 3")t	 are the names of process attributes
requested by the SAMICS Ili
computer program.
Al	 Process (Referent.),CELT,ST ^ 	 A
A2 (Descriptive Name) Cell Electric Performance Test~
	
G
Process
PART 1 — PRODUCT DESCRIPTION
A3	 (Product Referent) — TFST C
A4 Descriptive Name [Product Name)
	
Tes ted and grogged C
AS	 Unit Of Measure (Product Units) 	 uei.L
PART 2 — PROCESS CHARACTERISTICS
AS	 (Output Rate) (Not Thruput) e 	 • 64 _ ., 	 Units (given on line AS) Per Operating Minute
A7	 Average Time at Station 	 ___,,--M	 _.,,._	 Calendar Minutes (Used only to compute
(Processing Time)	 In-process Inventory)
A9	 Machine "Up" Time Fraction	 Operating Minutes Per Minute
(Usage Fraction)
PART 3 — EQUIPMENT COST FACTORS (Machine Description)
r
A9	 Component (Referent)
	
_ _GTG
A9a Component (Descriptive Name) (Optional) 	 Cell tester
A10 Base Year For Equipment Prices (Price Year]
	
x$ ....._
All
	
Purchase Price ($ Per Component) (Purchase Cast)
Al2	 Anticipced Useful Life (Years) (Useful Life)	
_. ------
A13 [Salvage Value) ($ Per Component) 	 5 0 
A14	 [Removal and Installation Cost; (S/Component)
	
, 000
Note: The SAMICS III computer ,)r-xjram also prompts for the i payment f Vat interval) the (inflation rate table) , the
(equipment tax depreciation method) and the (equipment book depreciation inethud) . In the LSA SAM ICS context,
use 0,0, (1975, 4.0), DDB, and SL
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Format Ar Process Description (Continued)
A16	 Process Referent ( Fr'om Page 1 Line Al) MUST
PART 4 — DIRECT REQUIREMENTS PER MACHINE ( Facilities) OR PER MACHINE PER SHIFT (Personnel)
[Facilities and Personnel Requirements)
A16	 AIS A19 A17
Catalog Number	 Amount Required
(Expense Item	 Per Machine (Per Shift) Units Requirement Description
Referent)
	 (Amount pi)r Machine]
A 2 064 D	 70 Sa.ft. Factory Space  (Ty2e A)
R 3268 D	 0a"25 prsn.yr. Tester
n _3Z2„Q D 	 ,. 0 5 _ Pry • vim. _. 112s ector
R 1136 n	 0.03  Prsn.vr. ,Man gnanr_ Mech. TS.
a_^6RR	 n__	 0.02
R 15-)q6 R	 0.01
grsn.yrs
Prsn...	 r•
Electronic Maintenance
Produgt gn Pjanner
PART 6 -- DIRECT REQUIREMENTS PER MACHINE PER MINUTE
[Byproduct Outputs] and (Utilities avid Commodities Requirements)
A20	 A22 A23 A21
Catalog Number
	
Amount Required i
y	 (Expense Item	 Per Machine Per Minute Units Requirement Description
Referent]	 (Amount per Cycle]
C 1032 H	 0.1375 Kw.hr./min. Electricity
PART 6 — INTRO IT INDUSTRY PRODUCT(S) REQUIRED (Required Products)
A24	 A26 ,A27 A25
(Produu;t
	 Usable Output Per
Reference)	 Unit of Input Product Units Product Name
ARCC
	 _	 0.994 Cell/	 Cell A.R.Coated Cell
Prepared by Date
l
6
F4FVERSC SIDE	 JPL
	 3037-5 R7/78
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i
APPENDIX III
"TEMPORARY CATALOG FOR EXPENSE ITEMS
77
xLIST OF TEMPORARY CATALOG VGEMS
i
r,
NUMBER ITEM DESCRIPTXON UNIT PRICE xC YEAR
ET 1001D TTrichloroethyl.ene Liter 2.03 C 77
ET 1002D Methanol, Liter 1.13 C 77
ET 1003D Phosphosilica dopant Liter/mir 17.545 C 86
ET 1004D Borosilioa dopant Liter/mir 17.545 C 86
ET 1005D Resist ink Gal./min 32.00 C 77
ET 1006D Thinner Gal./miry 40.00 C ',7
ET 1007D Gold solution Liter 1 13.40 C 78ET 10080 Nickel solution Liter 1.210 C 78
ET 1009D Strip solution, Liter/mir 1.178 C 77
ET 1010D Solder flux Gal./min 16.50 C 77
ET 1011D 60/40 solder Lbs/min 6.04 D 77
ET 1012D 1.5% silane/argon cu. ft/mi .648 C 86
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